參數(shù)資料
型號: MC9SA256BCPVR2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP112
封裝: TQFP-112
文件頁數(shù): 25/102頁
文件大?。?/td> 1050K
代理商: MC9SA256BCPVR2
MC9S12A256 Device Guide — V01.01
29
2.3.6 BKGD / TAGHI / MODC — Background Debug, Tag High, and Mode Pin
The BKGD/TAGHI/MODC pin is used as a pseudo-open-drain pin for the background debug
communication. In MCU expanded modes of operation when instruction tagging is on, an input low on
this pin during the falling edge of E-clock tags the high half of the instruction word being read into the
instruction queue. It is used as a MCU operating mode select pin during reset. The state of this pin is
latched to the MODC bit at the rising edge of RESET.
2.3.7 PAD15 / AN15 / ETRIG1 — Port AD Input Pin of ATD1
PAD15 is a general purpose input pin and analog input AN7 of the analog to digital converter ATD1. It
can act as an external trigger input for the ATD1.
2.3.8 PAD[14:08] / AN[14:08] — Port AD Input Pins of ATD1
PAD14 - PAD08 are general purpose input pins and analog inputs AN[6:0] of the analog to digital
converter ATD1.
2.3.9 PAD7 / AN07 / ETRIG0 — Port AD Input Pin of ATD0
PAD7 is a general purpose input pin and analog input AN7 of the analog to digital converter ATD0. It can
act as an external trigger input for the ATD0.
2.3.10 PAD[06:00] / AN[06:00] — Port AD Input Pins of ATD0
PAD06 - PAD00 are general purpose input pins and analog inputs AN[6:0] of the analog to digital
converter ATD0.
2.3.11 PA[7:0] / ADDR[15:8] / DATA[15:8] — Port A I/O Pins
PA7-PA0 are general purpose input or output pins. In MCU expanded modes of operation, these pins are
used for the multiplexed external address and data bus.
2.3.12 PB[7:0] / ADDR[7:0] / DATA[7:0] — Port B I/O Pins
PB7-PB0 are general purpose input or output pins. In MCU expanded modes of operation, these pins are
used for the multiplexed external address and data bus.
2.3.13 PE7 / NOACC / XCLKS — Port E I/O Pin 7
PE7 is a general purpose input or output pin. During MCU expanded modes of operation, the NOACC
signal, when enabled, is used to indicate that the current bus cycle is an unused or “free” cycle. This signal
will assert when the CPU is not using the bus.
The XCLKS input selects between an external clock or oscillator configuration. The state of this pin is
latched at the rising edge of RESET. If the input is a logic low the EXTAL pin is configured for an external
相關(guān)PDF資料
PDF描述
MC9SDJ128BCFUR2 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
MC9SDJ128BVPVR2 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112
MC9SDG128BMPVR2 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112
MC9SDB128BMPVR2 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112
MC9SDG128BCFUR2 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9SDG128BCPVR2 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC9SDG128BMFUR2 制造商:Motorola Inc 功能描述:
MC9SDG128BVFUR2 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC9SDG128ECPV 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC9SDG128ECPVR2 制造商:Rochester Electronics LLC 功能描述:- Bulk