![](http://datasheet.mmic.net.cn/30000/MC9S12XA256CFUR_datasheet_2373300/MC9S12XA256CFUR_848.png)
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
850
Freescale Semiconductor
22.3.2.31 Port M Input Register (PTIM)
Read: Anytime.
Write: Never, writes to this register have no effect.
This register always reads back the buffered state of the associated pins. This can also be used to detect
overload or short circuit conditions on output pins.
76543210
R
PTIM7
PTIM6
PTIM5
PTIM4
PTIM3
PTIM2
PTIM1
PTIM0
W
Reset1
1 These registers are reset to zero. Two bus clock cycles after reset release the register values are updated with the associated
pin values.
————————
= Unimplemented or Reserved
Figure 22-33. Port M Input Register (PTIM)