
Chapter 10 Stepper Stall Detector (SSDV1)
MC9S12HZ256 Data Sheet, Rev. 2.04
294
Freescale Semiconductor
10.3
Memory Map and Register Denition
This section provides a detailed description of all registers of the stepper stall detector (SSD) block.
10.3.1
Module Memory Map
Table 10-2 gives an overview of all registers in the SSD memory map. The SSD occupies eight bytes in
the memory space. The register address results from the addition of base address and address offset. The
base address is determined at the MCU level and is given in the Device Overview chapter. The address
offset is dened at the block level and is given here.
10.3.2
Register Descriptions
This section describes in detail all the registers and register bits in the SSD block. Each description
includes a standard register diagram with an associated gure number. Details of register bit and eld
function follow the register diagrams, in bit order.
Table 10-2. SSD Memory Map
Address
Offset
Use
Access
0x0000
RTZCTL
R/W
0x0001
MDCCTL
R/W
0x0002
SSDCTL
R/W
0x0003
SSDFLG
R/W
0x0004
MDCCNT (High)
R/W
0x0005
MDCCNT (Low)
R/W
0x0006
ITGACC (High)
R
0x0007
ITGACC (Low)
R