Appendix A Electrical Characteristics
MC9S08SG32 Data Sheet, Rev. 8
316
Freescale Semiconductor
A.12
AC Characteristics
This section describes ac timing characteristics for each peripheral system.
A.12.1
Control Timing
Table A-13. Control Timing
Num
C
Rating
Symbol
Min
Typ1
1 Typical values are based on characterization data at V
DD = 5.0V, 25°C unless otherwise stated.
Max
Unit
Temp
Rated
Standar
d
AEC
Grade
0
1D
Bus frequency
(tcyc = 1/fBus)
-40 C to 125 C
fBus
dc
—
20
MHz
—
> 125 C
dc
—
18
MHz
—
2D
Internal low power
oscillator period
-40 C to 125 C
tLPO
700
1500
μs
—
> 125 C
600
1500
μs—
3D
External reset pulse width2
2 This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
textrst
100
—
ns
4D
Reset low drive3
3 When any reset is initiated, internal circuitry drives the reset pin low for about 66 cycles of t
cyc. After POR reset, the bus clock
frequency changes to the untrimmed DCO frequency (freset =(fdco_ut)/4) because TRIM is reset to 0x80 and FTRIM is reset
to 0, and there is an extra divide-by-two because BDIV is reset to 0:1. After other resets trim stays at the pre-reset value.
trstdrv
66 x tcyc
—ns
5D
Pin interrupt pulse width
Asynchronous path2
Synchronous path4
4 This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
tILIH, tIHIL
100
1.5 x tcyc
——
ns
6
C
Port rise and fall time —
Low output drive (PTxDS = 0) (load = 50 pF)5
5 Timing is shown with respect to 20% V
DD and 80% VDD levels. Temperature range –40°C to 125°C.
Slew rate control
disabled (PTxSE = 0)
tRise,tFall
—40
—
ns
Slew rate control
enabled (PTxSE = 1)
—75
—
Port rise and fall time —
High output drive (PTxDS = 1) (load = 50
pF)5Slew rate control
disabled (PTxSE = 0)
tRise,tFall
—11
—
ns
Slew rate control
enabled (PTxSE = 1)
tRise,tFall
—35
—