
Chapter 3 Modes of Operation
MC9S08AW60 Data Sheet, Rev 2
Freescale Semiconductor
37
3.6.4
LVD Enabled in Stop Mode
The LVD system is capable of generating either an interrupt or a reset when the supply voltage drops below
the LVD voltage. If the LVD is enabled in stop by setting the LVDE and the LVDSE bits, then the voltage
regulator remains active during stop mode. If the user attempts to enter stop2 with the LVD enabled for
stop, the MCU will instead enter stop3.
Table 3-3 summarizes the behavior of the MCU in stop when the
LVD is enabled.
3.6.5
On-Chip Peripheral Modules in Stop Modes
When the MCU enters any stop mode, system clocks to the internal peripheral modules are stopped. Even
in the exception case (ENBDM = 1), where clocks to the background debug logic continue to operate,
Table 3-2. BDM Enabled Stop Mode Behavior
Mode
PPDC
CPU, Digital
Peripherals,
FLASH
RAM
ICG
ADC1
Regulator
I/O Pins
RTI
Stop3
0
Standby
Active
Optionally on
Active
States
held
Optionally on
Table 3-3. LVD Enabled Stop Mode Behavior
Mode
PPDC
CPU, Digital
Peripherals,
FLASH
RAM
ICG
ADC1
Regulator
I/O Pins
RTI
Stop3
0
Standby
Off1
1 Crystal oscillator can be congured to run in stop3. Please see the ICG registers.
Optionally on
Active
States
held
Optionally on
Table 3-4. Stop Mode Behavior
Peripheral
Mode
Stop2
Stop3
CPU
Off
Standby
RAM
Standby
FLASH
Off
Standby
Parallel Port Registers
Off
Standby
ADC1
Off
Optionally On1
ICG
Off
Optionally On2
IIC
Off
Standby