- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11026 > MC9RS08KA2CSCR (Freescale Semiconductor)IC MCU 8BIT 2K FLASH 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | MC9RS08KA2CSCR |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 98/136頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 8BIT 2K FLASH 8-SOIC |
| 產(chǎn)品培訓模塊： | Mechatronics USBSpyder08 Discovery Kit RS08KA2 Low-End Microcontroller Series MC9RS08KA8 Microcontroller |
| 標準包裝： | 1 |
| 系列： | RS08 |
| 核心處理器： | RS08 |
| 芯體尺寸： | 8-位 |
| 速度： | 10MHz |
| 外圍設備： | LVD，POR，WDT |
| 輸入/輸出數(shù)： | 4 |
| 程序存儲器容量： | 2KB（2K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 63 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.8 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 包裝： | 標準包裝 |
| 其它名稱： | MC9RS08KA2CSCRDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當前第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
Chapter 8 Central Processor Unit (RS08CPUV1)
MC9RS08KA2 Series Data Sheet, Rev. 4
64
Freescale Semiconductor
Reset events force the CPU to start over at the beginning of the application program, which forces
execution to start at $3FFD.
A host development system can cause the CPU to go to active background mode rather than
continuing to the next instruction in the application program.
8.4.1
Reset Sequence
Processing begins at the trailing edge of a reset event. The number of things that can cause reset events can
vary slightly from one RS08 derivative to another; however, the most common sources are: power-on
reset, the external RESET pin, low-voltage reset, COP watchdog timeout, illegal opcode detect, and illegal
address access. For more information about how the MCU recognizes reset events and determines the
difference between internal and external causes, refer to the Resets and Interrupts chapter.
Reset events force the MCU to immediately stop what it is doing and begin responding to reset. Any
instruction that was in process will be aborted immediately without completing any remaining clock
cycles. A short sequence of activities is completed to decide whether the source of reset was internal or
external and to record the cause of reset. For the remainder of the time, the reset source remains active and
the internal clocks are stopped to save power. At the trailing edge of the reset event, the clocks resume and
the CPU exits from the reset condition. The program counter is reset to $3FFD and an instruction fetch
will be started after the release of reset.
For the device to execute code from the on-chip memory starting from $3FFD after reset, care must be
taken to not force the BKDG pin low on the end of reset because this will force the device into active
background mode where the CPU will wait for a command from the background communication interface.
8.4.2
Interrupts
The interrupt mechanism in RS08 is not used to interrupt the normal flow of instructions; it is used to wake
up the RS08 from wait and stop modes. In run mode, interrupt events must be polled by the CPU. The
interrupt feature is not compatible with Freescale’s HC05, HC08, or HCS08 Families.
8.4.3
Wait and Stop Mode
Wait and stop modes are entered by executing a WAIT or STOP instruction, respectively. In these modes,
the clocks to the CPU are shut down to save power and CPU activity is suspended. The CPU remains in
this low-power state until an interrupt or reset event wakes it up. Please refer to the Resets and Interrupts
chapter for the effects of wait and stop on other device peripherals.
8.4.4
Active Background Mode
Active background mode refers to the condition in which the CPU has stopped executing user program
instructions and is waiting for serial commands from the background debug system. Refer to the
Development Support chapter for detailed information on active background mode.
The arithmetic left shift pseudo instruction is also available because its operation is identical to logical shift
left.
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1068-50CG#TRPBF | IC FILTR BUILDNG BLK QUAD 28SSOP |
| LTC1068-50CG#TR | IC FILTER BUILDG BLK QUAD 28SSOP |
| LTC1566-1IS8 | IC FILTER LP 7ORDER 2.3MHZ 8SOIC |
| LTC1063CSW#PBF | IC FILTR 5TH ORDER LOWPASS16SOIC |
| VE-B00-IY-F2 | CONVERTER MOD DC/DC 5V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC9RS08KA2DB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA2PC | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA2SC | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC9RS08KA4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCU Block Diagram |
| MC9RS08KA4CPG | 功能描述:8位微控制器 -MCU 9RS08KA8 16PDIP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。