參數(shù)資料
型號: MC9RS08KA1CDB
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, DSO6
封裝: 3 X 3 MM, 1 MM HEIGHT, 0.95 MM PITCH, ROHS COMPLIANT, DFN-6
文件頁數(shù): 6/136頁
文件大小: 2792K
代理商: MC9RS08KA1CDB
Chapter 12 Development Support
MC9RS08KA2 Series Data Sheet, Rev. 4
Freescale Semiconductor
103
Subsequent bits must occur within 512 BDC cycles of the last bit sent.
12.4
BDC Registers and Control Bits
The BDC contains two non-CPU accessible registers:
The BDC status and control register (BDCSCR) is an 8-bit register containing control and status
bits for the background debug controller.
The BDC breakpoint register (BDCBKPT) holds a 16-bit breakpoint match address.
These registers are accessed with dedicated serial BDC commands and are not located in the memory
space of the target MCU (so they do not have addresses and cannot be accessed by user programs).
Some of the bits in the BDCSCR have write limitations; otherwise, these registers may be read or written
at any time. For example, the ENBDM control bit may not be written while the MCU is in active
background mode. This prevents the ambiguous condition of the control bit forbidding active background
mode while the MCU is already in active background mode. Also, the status bits (BDMACT, WS, and
WSF) are read-only status indicators and can never be written by the WRITE_CONTROL serial BDC
command.
12.4.1
BDC Status and Control Register (BDCSCR)
This register can be read or written by serial BDC commands (READ_STATUS and WRITE_CONTROL)
but is not accessible to user programs because it is not located in the normal memory map of the MCU.
76
543
210
R
ENBDM
BDMACT
BKPTEN
FTS
0WS
WSF
0
W
Normal
Reset
000
00
Reset in
Active BDM:
110
000
00
= Unimplemented or Reserved
Figure 12-6. BDC Status and Control Register (BDCSCR)
Table 12-1. BDCSCR Register Field Descriptions
Field
Description
7
ENBDM
Enable BDM (Permit Active Background Mode) — Typically, this bit is written to 1 by the debug host shortly
after the beginning of a debug session or whenever the debug host resets the target and remains 1 until a normal
reset clears it
. If the application can go into stop mode, this bit is required to be set if debugging capabilities are
required
.
0 BDM cannot be made active (non-intrusive commands still allowed).
1 BDM can be made active to allow active background mode commands.
6
BDMACT
Background Mode Active Status — This is a read-only status bit
.
0 BDM not active (user application program running).
1 BDM active and waiting for serial commands.
相關(guān)PDF資料
PDF描述
MC9RS08KA4CTG 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO16
MC9RS08KA4CPJ 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP20
MC9RS08KA8CPG 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP16
MC9RS08KB2CSC MICROCONTROLLER, PDSO8
MC9RS08KB4CTG MICROCONTROLLER, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9RS08KA1CDBR 功能描述:8位微控制器 -MCU 1K FLSH W/ACMP 62RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC9RS08KA1CPC 功能描述:8位微控制器 -MCU 1K FLASH W/ ACMP 62 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC9RS08KA1CSC 功能描述:8位微控制器 -MCU 1K FLASH W/ ACMP 62 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC9RS08KA1CSCR 功能描述:8位微控制器 -MCU 1K FLASH W/ ACMP 62 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC9RS08KA1DB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers