- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10947 > MC9328MX21VMR2 (Freescale Semiconductor)IC MCU I.MX21 266MHZ 289-MAPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC9328MX21VMR2 |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 17/100頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU I.MX21 266MHZ 289-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | i.MX21 |
| 核心處理器： | ARM9 |
| 芯體尺寸： | 32-位 |
| 速度： | 266MHz |
| 連通性： | 1 線，EBI/EMI，I²C，IrDA，MMC，智能卡，SPI，SSI，UART/USART，USB OTG |
| 外圍設(shè)備： | DMA，I²S，LCD，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 192 |
| 程序存儲(chǔ)器類型： | ROMless |
| 電壓 - 電源 (Vcc/Vdd)： | 1.45 V ~ 3.3 V |
| 振蕩器型： | 外部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 289-LFBGA |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)
Specifications
MC9328MX21 Technical Data, Rev. 3.4
Freescale Semiconductor
23
Figure 7. MMD (ATI) Drives Clock, MMD Write BMI Timing
(MMD_MODE_SEL=1, MASTER_MODE_SEL=0, MMD_CLKOUT=0)
Note:
All timings assume that the hclk is running at 133 MHz.
Note:
At this mode, the maximum frequency of the BMI_CLK/CS can be up to 36 MHz (doubles as maximum data pad speed).
3.8.1.2
BMI Drives the BMI_CLK/CS
In this mode MMD_MODE_SEL and MMD_CLKOUT are both set. The software must know which
mode it is now (READ or WRITE). When the BMI_WRITE is high, BMI drives BMI_CLK/CS out if the
TxFIFO is not emptied. When BMI_WRITE is low, user can write a 1 to READ bit of control register1 to
issue a write cycle (MMD write BMI).
3.8.1.3
MMD Read BMI Timing
Figure 13 shows the MMD read BMI timing when BMI drives the BMI_CLK/CS. When the BMI_WRITE
is high, the BMI drives BMI_CLK/CS out if data is written to TxFIFO (BMI_READ_REQ become high),
BMI puts data into data bus and enable data out on the rising edge of BMI_CLK/CS. The MMD devices
can latch the data on each falling edge of BMI_CLK/CS.
It is recommended that the MMD do not change the BMI_WRITE signal from high to low when the
BMI_READ_REQ is asserted. If user writes data to the TxFIFO when the BMI_WRITE is low, the BMI
will drive BMI_CLK/CS out once the BMI_WRITE is changed from low to high.
Table 15. MMD Write BMI Timing
Item
Symbol
Minimum
Typical
Maximum
Unit
write setup time
Ts
11
–
ns
write
h
old
t
ime
Th
0––
ns
receive data setup time
Tds
5
–
ns
Can be asserted any time
BMI_CLK/CS
BMI_READ_REQ
BMI_WRITE
BMI_D[15:0]
RxD1
RxD2
Last RxD
Ts
Tds
Th
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9328MX21DVMR2 | IC MCU I.MX21 266MHZ 289-MAPBGA |
| S912XDT256F1MAL | IC MCU FLASH 112-LQFP |
| MC9328MX21DVM | IC MCU I.MX21 266MHZ 289-MAPBGA |
| MC9328MX21VM | IC MCU I.MX21 266MHZ 289-MAPBGA |
| MCIMX357DJQ5CR2 | MULTIMEDIA PROCESSOR 400-MAPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC9328MXL | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MX Family of applications processors |
| MC9328MXL/D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor |
| MC9328MXL_06 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MX Family of applications processors |
| MC9328MXLCVF15 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor |
| MC9328MXLCVH15 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。