參數資料
型號: MC9328MX21CVMR2
廠商: Freescale Semiconductor
文件頁數: 55/100頁
文件大?。?/td> 0K
描述: IC MCU I.MX21 266MHZ 289-MAPBGA
標準包裝: 1,000
系列: i.MX21
核心處理器: ARM9
芯體尺寸: 32-位
速度: 266MHz
連通性: 1 線,EBI/EMI,I²C,IrDA,MMC,智能卡,SPI,SSI,UART/USART,USB OTG
外圍設備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數: 192
程序存儲器類型: ROMless
電壓 - 電源 (Vcc/Vdd): 1.45 V ~ 3.3 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 289-LFBGA
包裝: 帶卷 (TR)
MC9328MX21 Technical Data, Rev. 3.4
58
Freescale Semiconductor
Specifications
3.17
1-Wire Interface Timing
3.17.1
Reset Sequence with Reset Pulse Presence Pulse
To begin any communications with the DS2502, it is required that an initialization procedure be issued. A
reset pulse must be generated and then a presence pulse must be detected. The minimum reset pulse length
is 480 us. The bus master (one-wire) will generate this pulse, then after the DS2502 detects a rising edge
on the one-wire bus, it will wait 15-60 us before it will transmit back a presence pulse. The presence pulse
will exist for 60-240 us.
The timing diagram for this sequence is shown in Figure 46.
Figure 46. 1-Wire Initialization
The reset pulse begins the initialization sequence and it is initiated when the RPP control register bit is set.
When the presence pulse is detected, this bit will be cleared. The presence pulse is used by the bus master
to determine if at least one DS2502 is connected. Software will determine if more than one DS2502 exists.
The one-wire will sample for the DS2502 presence pulse. The presence pulse is latched in the one-wire
28
(Tx) CK high to STXD high impedance
9.02
16.46
7.29
14.97
ns
29
SRXD setup time before (Rx) CK low
1.49
1.49
ns
30
SRXD hole time after (Rx) CK low
0
0
ns
Synchronous Internal Clock Operation (SSI3 Ports)
31
SRXD setup before (Tx) CK falling
21.99
21.99
ns
32
SRXD
h
old
a
fter
(
Tx)
C
K falling
0–0–
ns
Synchronous External Clock Operation (SSI3 Ports)
33
SRXD setup before (Tx) CK falling
3.80
3.80
ns
34
SRXD
h
old
a
fter
(
Tx)
C
K falling
0–0–
ns
1. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
Table 37. SSI to SSI3 Ports Timing Parameters (Continued)
Ref
No.
Parameter
1.8 V
± 0.1 V
3.0 V
± 0.3 V
Unit
Minimum
Maximum
Minimum
Maximum
one-wire
DS2502
waits
15-60us
DS2502 Tx
“presence pulse”
60-240us
68us
BUS
Reset and Presence Pulses
One-Wire samples (set PST)
512us
AutoClear RPP
Control Bit
Set RPP
511 us
相關PDF資料
PDF描述
VI-BN3-IY-F3 CONVERTER MOD DC/DC 24V 50W
VI-BN2-IY-F2 CONVERTER MOD DC/DC 15V 50W
MC9328MX21CVM IC MCU I.MX21 266MHZ 289-MAPBGA
MC9328MX21VKR2 IC MCU I.MX21 266MHZ 289-MAPBGA
MC9328MX21DVKR2 IC MCU I.MX21 266MHZ 289-MAPBGA
相關代理商/技術參數
參數描述
MC9328MX21DVG 制造商:Rochester Electronics LLC 功能描述:DB I.MX21 - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC9328MX21DVGR2 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC9328MX21DVH 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:i.MX family of microprocessors
MC9328MX21DVK 功能描述:處理器 - 專門應用 DB I.MX21 PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MX21DVK 制造商:Freescale Semiconductor 功能描述:Microprocessor