- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26811 > MC88LV926DW (INTEGRATED DEVICE TECHNOLOGY INC) 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 PDF資料下載
參數(shù)資料
| 型號： | MC88LV926DW |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁數(shù)： | 9/11頁 |
| 文件大?。?/td> | 285K |
| 代理商： | MC88LV926DW |
Advanced Clock Drivers Device Data
Freescale Semiconductor
7
MC88LV926
Figure 5. Logical Representation of the MC88LV926 With Input/Output Frequency Relationships
Figure 6. Output/Input Switching Waveforms and Timing Relationships
4.
The tPD spec includes the full temperature range from
0
°C to 70°C and the full V
CC range from 3.0 V to 3.3 V. If
the
ΔT and ΔV
CC is a given system are less than the
specification limits, the tPD spec window will be reduced.
5.
The RST_OUT pin is an open drain N–Channel output.
Therefore an external pull–up resistor must be provide
to pull up the RST_OUT pin when it goes into the high
impedance state (after the MC88LV926 is phase-locked
to the reference input with RST_IN held high or 1024 ‘Q'
cycles after the RST_IN pin goes high when the part is
locked). In the tPLZ and tPZL specifications, a 1 KΩ
resistor is used as a pull-up as shown in Figure 3.
2X_Q
Q0
Q1
Q2
Q3
QCLKEN
RST_OUT
SYNC
MR
PLL_EN
RST_IN
12.5 MHz
Crystal
Oscillator
66 MHz P–Clock
Output
33 MHz
B–Clock
and System
Outputs
Delay 33 MHz CLKEN Output
SYNC Input
Q0–Q3 Outputs
2X_Q Output
QCLKEN
tCYCLE SYNC Input
tSKEWall
tSKEWf
tSKEWr
tSKEWf
tSKEWr
tCYCLE ‘Q' Outputs
tSKEWQCLKEN
NOTES:
1.
The MC88LV926 aligns rising edges of the outputs and the SYNC input, therefore the SYNC input does not require a
50% duty cycle.
2.
All skew specs are measured between the VCC/2 crossing point of the appropriate output edges. All skews are specified
as “windows”, not as a ± deviation around a center point.
MC88LV926
Low Skew CMOS PLL 68060 Clock Driver
NETCOM
IDT Low Skew CMOS PLL 68060 Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MC88LV926
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD2FLDL-TTL-35G | ACTIVE DELAY LINE, TRUE OUTPUT, DSO6 |
| MD2FLDL-TTL-7F | ACTIVE DELAY LINE, TRUE OUTPUT, DIP6 |
| MD2FLDL-TTL-80G | ACTIVE DELAY LINE, TRUE OUTPUT, DSO6 |
| MD2FLDL-TTL-200G | ACTIVE DELAY LINE, TRUE OUTPUT, DSO6 |
| MD2FLDL-TTL-150T | ACTIVE DELAY LINE, TRUE OUTPUT, DSO6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC88LV926DWR2 | 功能描述:IC DRIVER CLK PLL 66MHZ 20-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88LV926EG | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88LV926EGR2 | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88PL117 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CMOS PLL CLOCK DRIVER |
| MC88PL117FN | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CMOS PLL CLOCK DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。