MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
57
I
2C
12.2
I2C AC Electrical Specifications
Table 46 provides the AC timing parameters for the I2C interfaces. Capacitance for each I/O pin
CI
—10
pF
—
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. Refer to the
MPC8641 Integrated Host Processor Reference Manual for information on the digital filter used.
3. I/O pins will obstruct the SDA and SCL lines if OVDD is switched off.
Table 46. I2C AC Electrical Specifications
All values refer to VIH (min) and VIL (max) levels (see Table 45). Parameter
Symbol 1
Min
Max
Unit
SCL clock frequency
fI2C
0400
kHz
Low period of the SCL clock
tI2CL
4
1.3
—
μs
High period of the SCL clock
tI2CH
4
0.6
—
μs
Setup time for a repeated START condition
tI2SVKH
4
0.6
—
μs
Hold time (repeated) START condition (after this period, the first
clock pulse is generated)
tI2SXKL
4
0.6
—
μs
Data setup time
tI2DVKH
4
100
—
ns
Data input hold time:
CBUS compatible masters
I2C bus devices
tI2DXKL
—
0 2
—
μs
Rise time of both SDA and SCL signals
tI2CR
20 + 0.1 CB
5
300
ns
Fall time of both SDA and SCL signals
tI2CF
20 + 0.1 Cb
5
300
ns
Data output delay time
tI2OVKL
—0.9 3
μs
Set-up time for STOP condition
tI2PVKH
0.6
—
μs
Bus free time between a STOP and START condition
tI2KHDX
1.3
—
μs
Noise margin at the LOW level for each connected device
(including hysteresis)
VNL
0.1
× OVDD
—V
Table 45. I2C DC Electrical Characteristics (continued)
At recommended operating conditions with OVDD of 3.3 V ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes