- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4032 > MC8640DTHX1067NE (Freescale Semiconductor)IC MPU DUAL CORE E600 1023FCCBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC8640DTHX1067NE |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 116/130頁 |
| 文件大小： | 0K |
| 描述： | IC MPU DUAL CORE E600 1023FCCBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MPC86xx |
| 處理器類型： | 32-位 MPC86xx PowerPC |
| 速度： | 1.067GHz |
| 電壓： | 0.95V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 1023-BCBGA，F(xiàn)CCBGA |
| 供應(yīng)商設(shè)備封裝： | 1023-FCCBGA（33x33） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁當(dāng)前第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 3
86
Freescale Semiconductor
Serial RapidIO
15.9
Measurement and Test Requirements
Since the LP-Serial electrical specification are guided by the XAUI electrical interface specified in clause
47 of IEEE 802.3ae-2002, the measurement and test requirements defined here are similarly guided by
clause 47. In addition, the CJPAT test pattern defined in Annex 48A of IEEE802.3ae-2002 is specified as
the test pattern for use in eye pattern and jitter measurements. Annex 48B of IEEE802.3ae-2002 is
recommended as a reference for additional information on jitter test methods.
15.9.1
Eye Template Measurements
For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point
at (Baud Frequency)
÷ 1667 is applied to the jitter. The data pattern for template measurements is the
continuous jitter test pattern (CJPAT) defined in Annex 48A of IEEE802.3ae. All lanes of the LP-Serial
link shall be active in both the transmit and receive directions, and opposite ends of the links shall use
asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane
implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The
amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10-12.
The eye pattern shall be measured with AC coupling and the compliance template centered at 0 V
differential. The left and right edges of the template shall be aligned with the mean zero crossing points of
the measured data eye. The load for this test shall be 100-
Ω resistive ± 5% differential to 2.5 GHz.
15.9.2
Jitter Test Measurements
For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (Baud
Frequency)
÷ 1667 is applied to the jitter. The data pattern for jitter measurements is the continuous jitter
test pattern (CJPAT) pattern defined in Annex 48A of IEEE802.3ae. All lanes of the LP-Serial link shall
be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous
clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations
shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured
with AC coupling and at 0 V differential. Jitter measurement for the transmitter (or for calibration of a jitter
tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described
in Annex 48B of IEEE802.3ae.
15.9.3
Transmit Jitter
Transmit jitter is measured at the driver output when terminated into a load of 100-
Ω resistive ± 5%
differential to 2.5 GHz.
15.9.4
Jitter Tolerance
Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first
producing the sum of deterministic and random jitter defined in Section 15.7, “Receiver Specifications,”
and then adjusting the signal amplitude until the data eye contacts the six points of the minimum eye
opening of the receive template shown in Figure 56 and Table 62. Note that for this to occur, the test signal
must have vertical waveform symmetry about the average value and have horizontal symmetry (including
jitter) about the mean zero crossing. Eye template measurement requirements are as defined above.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMC43DRYH | CONN EDGECARD 86POS DIP .100 SLD |
| P4080NXE1MMB | IC MPU 1200MHZ |
| P4080NSE1NNB | IC MPU 1333MHZ |
| ACB110DHBN | CONN EDGECARD 220PS R/A .050 DIP |
| MC8641DTVU1000GE | IC MPU DUAL CORE E600 1023FCCBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC8640DTHX1250H | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications Addendum for the MC8640xTxxyyyyaC Series |
| MC8640DTHX1250HC | 功能描述:微處理器 - MPU G8 REV2.1 1.05V -40/105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC8640DTHX1250HE | 功能描述:微處理器 - MPU G8 REV 3.0 0.95V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC8640DTHX1250N | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MC8640DTVJ1067NE | 功能描述:IC MPU E600 DUAL CORE 1023FCCBGA 制造商:nxp usa inc. 系列:MPC86xx 包裝:托盤 零件狀態(tài):在售 核心處理器:PowerPC e600 核數(shù)/總線寬度:2 ??，32 位 速度:1.067GHz 協(xié)處理器/DSP:- RAM 控制器:DDR，DDR2 圖形加速:無 顯示與接口控制器:- 以太網(wǎng):10/100/1000 Mbps（4） SATA:- USB:- 電壓 - I/O:1.8V，2.5V，3.3V 工作溫度:-40°C ~ 105°C（TA） 安全特性:- 封裝/外殼:1023-BCBGA，F(xiàn)CCBGA 供應(yīng)商器件封裝:1023-FCCBGA（33x33） 附加接口:DUART，HSSI，I2C，RapidIO 標(biāo)準(zhǔn)包裝:24 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。