- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376153 > MC80F0216Q (Electronic Theatre Controls, Inc.) 8-BIT SINGLE-CHIP MICROCONTROLLERS PDF資料下載
參數(shù)資料
| 型號： | MC80F0216Q |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| 中文描述： | 8位單晶片微控制器 |
| 文件頁數(shù)： | 85/128頁 |
| 文件大?。?/td> | 1408K |
| 代理商： | MC80F0216Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁當(dāng)前第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Preliminary
MC80F0208/16/24
MAR. 2005 Ver 0.2
81
17.3 Communication operation
The transmit operation is enabled when bit 7 (TXE0) of the asyn-
chronous serial interface mode register (ASIMR) is set to 1. The
transmit operation is started when transmit data is written to the
transmit shift register (TXR). The timing of the transmit comple-
tion interrupt request is shown in Figure 17-8.
The receive operation is enabled when bit 6 (RXE0) of the asyn-
chronous serial interface mode register (ASIMR) is set to 1, and
input via the RxD pin is sampled. The serial clock specified by
ASIMR is used to sample the RxD pin. Once reception of one
data frame is completed, a receive completion interrupt request
(INT_RX0) occurs. Even if an error has occurred, the receive
data in which the error occurred is still transferred to RXR. When
ASIMR bit 1 (ISRM0) is cleared to 0 upon occurrence of an error,
and INT_RX0 occurs. When ISRM bit is set to 1, INT_RX0 does
not occur in case of error occurrence. Figure 17-8 shows the tim-
ing of the asynchronous serial interface receive completion inter-
rupt request.
In case of using interrupts of UART0 Tx and UART0 Rx togeth-
er, it is necessary to check IFR in interrupt service routine to find
out which interrupt is occurred, because the UART0 Tx and
UART0 Rx is shared with interrupt vector address. These flag
bits must be cleared by software after reading this register.
In case of using interrupts of UART1 Tx and UART1 Rx togeth-
er, it is necessary to check IFR in interrupt service routine to find
out which interrupt is occurred, because the UART1 Tx and
UART1 Rx is shared with interrupt vector address. These flag
bits must be cleared by software after reading this register.
Each processing step is determined by IFR as shown in Figure 17-
7.
Figure 17-7 Shared Interrupt Vector of UART
Tx0IOF(Tx1IOF)
Tx0(Tx1) Interrupt
Routine
UART0(UART1)
Interrupt Request
=0
=1
Clear Tx0IOF(Tx1IOF)
Rx0IOF(Rx1IOF)
Rx0(Rx1) Interrupt
Routine
RETI
=0
=1
Clear Rx0IOF(Rx1IOF)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC80F0224 | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0224K | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0224Q | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC88A | 8 TUNES 8 KEY WITH SCAN KEY |
| MC971 | For High Speed Swiching Application Silicon Epitaxial Type(Common Cathode) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC80F0224 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0224K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0224Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0424 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0424K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。