參數(shù)資料
型號: MC80F0208
廠商: Electronic Theatre Controls, Inc.
元件分類: 8位微控制器
英文描述: 8-BIT SINGLE-CHIP MICROCONTROLLERS
中文描述: 8位單晶片微控制器
文件頁數(shù): 48/128頁
文件大?。?/td> 1408K
代理商: MC80F0208
MC80F0208/16/24
Preliminary
44
MAR. 2005 Ver 0.2
Watchdog Timer Control
Figure 12-2 shows the watchdog timer control register. The
watchdog timer is automatically disabled after reset.
The CPU malfunction is detected during setting of the detection
time, selecting of output, and clearing of the binary counter.
Clearing the binary counter is repeated within the detection time.
If the malfunction occurs for any cause, the watchdog timer out-
put will become active at the rising overflow from the binary
counters unless the binary counter is cleared. At this time, when
WDTON=1, a reset is generated, which drives the RESET pin to
low to reset the internal hardware. When WDTON=0, a watchdog
timer interrupt (WDTIF) is generated. The WDTON bit is in reg-
ister CLKCTLR.
The watchdog timer temporarily stops counting in the STOP
mode, and when the STOP mode is released, it automatically re-
starts (continues counting).
Figure 12-2 WDTR: Watchdog Timer Control Register
Example: Sets the watchdog timer detection time to 1 sec. at 4.194304MHz
Enable and Disable Watchdog
Watchdog timer is enabled by setting WDTON (bit 4 in
CKCTLR) to “1”. WDTON is initialized to “0” during reset and
it should be set to “1” to operate after reset is released.
Example: Enables watchdog timer for Reset
:
LDM
:
:
CKCTLR,#xxx1_xxxxB;
WDTON
1
The watchdog timer is disabled by clearing bit 4 (WDTON) of
CKCTLR. The watchdog timer is halted in STOP mode and re-
starts automatically after STOP mode is released.
Watchdog Timer Interrupt
The watchdog timer can be also used as a simple 7-bit timer by
clearing bit4 of CKCTLR to “0”. The interval of watchdog timer
interrupt is decided by Basic Interval Timer. Interval equation is
shown as below.
T
WDT
= (WDTR+1)
×
Interval of BIT
The stack pointer (SP) should be initialized before using the
watchdog timer output as an interrupt source.
Example: 7-bit timer interrupt set up.
LDM
LDM
CKCTLR,#xxx0_xxxxB;
WDTON
0
WDTR,#8FH
;
WDTCL
1
:
7
6
5
4
3
2
1
0
WDTCL
Clear count flag
0: Free-run count
1: When the WDTCL is set to “1”, binary counter
is cleared to “0”. And the WDTCL becomes “0” automatically
after one machine cycle. Counter count up again.
INITIAL VALUE: 0111 1111
B
ADDRESS: 0F4
H
WDTR
W
W
W
W
7-bit compare data
W
W
W
W
LDM
LDM
CKCTLR,#3FH
WDTR,#08FH
;
Select 1/1024 clock source
,
WDTON
1, Clear Counter
LDM
:
:
:
:
LDM
:
:
:
:
LDM
WDTR,#08FH
;
Clear counter
WDTR,#08FH
;
Clear counter
WDTR,#08FH
;
Clear counter
Within WDT
detection time
Within WDT
detection time
相關(guān)PDF資料
PDF描述
MC80C0208 8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80C0208K 8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80C0208Q 8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80C0216 8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80C0216K 8-BIT SINGLE-CHIP MICROCONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC80F0208K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0208Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0216 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0216K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0216Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS