參數(shù)資料
型號(hào): MC80C52EXXX-12SC
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40
文件頁(yè)數(shù): 65/125頁(yè)
文件大?。?/td> 6456K
代理商: MC80C52EXXX-12SC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)
231
32117D–AVR-01/12
AT32UC3C
14.7
User Interface
Notes:
1. The reset values for these registers are device specific. Please refer to the Module Configuration section at the end of this
chapter.
2. i={0,1}, where i=0 contains the lowest 32 channels, and i=1 contains the highest 32 channels. The lowest address contains
register 0, the highest address contains register 1. Register 1 is only implemented if the device has more than 32 channels
implemented. Please refer to the Module Configuration section at the end of this chapter for details.
PEVC Register Memory Map
Offset
Register
Register Name
Access
Reset
0x000
Version
VERSION
Read-only
0x004
Parameter
PARAMETER
Read-only
0x008
Input Glitch Filter Divider Register
IGFDR
Read/Write
0x00000000
0x010 - 0x014
Channel Status Register
Read-only
0x00000000
0x020 - 0x024
Channel Enable Register
Write-only
-
0x030 - 0x034
Channel Disable Register
CHDRi(2)
Write-only
-
0x040 - 0x044
Software Event
SEVi(2)
Write-only
-
0x050 - 0x054
Channel / User Busy
BUSYi(2)
Read-only
0x060 - 0x064
Trigger Status Register
TRSRi(2)
Read-only
0x00000000
0x070 - 0x074
Trigger Status Clear Register
TRSCRi(2)
Write-only
-
0x080 - 0x084
Trigger Interrupt Mask Register
TRIMRi(2)
Read-only
0x00000000
0x090 - 0x094
Trigger Interrupt Mask Enable Register
TRIERi(2)
Write-only
-
0x0A0 - 0x0A4
Trigger Interrupt Mask Disable Register
TRIDRi(2)
Write-only
-
0x0B0 - 0x0B4
Overrun Status Register
Read-only
0x00000000
0x0C0 - 0x0C4
Overrun Status Clear Register
OVSCRi(2)
Write-only
-
0x0D0 - 0x0D4
Overrun Interrupt Mask Register
OVIMRi(2)
Read-only
0x00000000
0x0E0 - 0x0E4
Overrun Interrupt Mask Enable Register
OVIERi(2)
Write-only
-
0x0F0 - 0x0F4
Overrun Interrupt Mask Disable Register
Write-only
-
0x100
Channel Multiplexer 0
CHMX0
Read/Write
0x00000000
0x100 + n*0x004
Channel Multiplexer n
CHMXn
Read/Write
0x00000000
0x1FC
Channel Multiplexer 63
CHMX63
Read/Write
0x00000000
0x200
Event Shaper 0
EVS0
Read/Write
0x00000000
0x200 + m*0x004
Event Shaper m
EVSm
Read/Write
0x00000000
0x2FC
Event Shaper 63
EVS63
Read/Write
0x00000000
相關(guān)PDF資料
PDF描述
MD80C52TXXX-16SHXXX:D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40
MR80C52CXXX-12SCR 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MQ80C52XXX-25 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44
MD80C52EXXX-20SB 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
MD80C52EXXX-16SBD 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC80D21000G 制造商:COR 功能描述:RN
MC80F0104 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0104B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0104D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0204 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS