參數(shù)資料
型號(hào)： MC74LCX373MR2
廠商： ON SEMICONDUCTOR
元件分類(lèi)： 總線收發(fā)器
英文描述： LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
封裝： EIAJ, PLASTIC, SOIC-20
文件頁(yè)數(shù)： 4/8頁(yè)
文件大小： 158K
代理商： MC74LCX373MR2
MC74LCX373
MOTOROLA
LCX DATA
BR1339 — REV 3
4
DC ELECTRICAL CHARACTERISTICS (continued)
TA = –40°C to +85°C
Symbol
Characteristic
Condition
Min
Max
Unit
II
Input Leakage Current
2.7V
≤ VCC ≤ 3.6V; 0V ≤ VI ≤ 5.5V
±5.0
A
IOZ
3–State Output Current
2.7
≤ VCC ≤ 3.6V; 0V ≤ VO ≤ 5.5V;
VI = VIH or V IL
±5.0
A
IOFF
Power–Off Leakage Current
VCC = 0V; VI or VO = 5.5V
10
A
ICC
Quiescent Supply Current
2.7
≤ VCC ≤ 3.6V; VI = GND or VCC
10
A
2.7
≤ VCC ≤ 3.6V; 3.6 ≤ VI or VO ≤ 5.5V
±10
A
ICC
Increase in ICC per Input
2.7
≤ VCC ≤ 3.6V; VIH = VCC – 0.6V
500
A
AC CHARACTERISTICS (tR = tF = 2.5ns; CL = 50pF; RL = 500)
Limits
TA = –40°C to +85°C
VCC = 3.0V to 3.6V
VCC = 2.7V
Symbol
Parameter
Waveform
Min
Max
Min
Max
Unit
tPLH
tPHL
Propagation Delay
Dn to On
1
1.5
8.0
1.5
9.0
ns
tPLH
tPHL
Propagation Delay
LE to On
3
1.5
8.5
1.5
9.5
ns
tPZH
tPZL
Output Enable Time to HIGH and
LOW Level
2
1.5
8.5
1.5
9.5
ns
tPHZ
tPLZ
Output Disable Time from HIGH and
LOW Level
2
1.5
7.5
1.5
8.5
ns
ts
Setup TIme, HIGH or LOW Dn to LE
3
2.5
ns
th
Hold TIme, HIGH or LOW Dn to LE
3
1.5
ns
tw
LE Pulse Width, HIGH
3
3.3
ns
tOSHL
tOSLH
Output–to–Output Skew
(Note 3.)
1.0
ns
3. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
The specification applies to any outputs switching in the same direction, either HIGH–to–LOW (tOSHL) or LOW–to–HIGH (tOSLH); parameter
guaranteed by design.
DYNAMIC SWITCHING CHARACTERISTICS
TA = +25°C
Symbol
Characteristic
Condition
Min
Typ
Max
Unit
VOLP
Dynamic LOW Peak Voltage (Note 4.)
VCC = 3.3V, CL = 50pF, VIH = 3.3V, VIL = 0V
0.8
V
VOLV
Dynamic LOW Valley Voltage (Note 4.)
VCC = 3.3V, CL = 50pF, VIH = 3.3V, VIL = 0V
0.8
V
4. Number of outputs defined as “n”. Measured with “n–1” outputs switching from HIGH–to–LOW or LOW–to–HIGH. The remaining output is
measured in the LOW state.
CAPACITIVE CHARACTERISTICS
Symbol
Parameter
Condition
Typical
Unit
CIN
Input Capacitance
VCC = 3.3V, VI = 0V or VCC
7
pF
COUT
Output Capacitance
VCC = 3.3V, VI = 0V or VCC
8
pF
CPD
Power Dissipation Capacitance
10MHz, VCC = 3.3V, VI = 0V or VCC
25
pF
相關(guān)PDF資料
PDF描述
MC74LCX540MR2 LVC/LCX/Z SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
MC74LCX540SDR2 LVC/LCX/Z SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
MC74LCX541DTR2 LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
MC74LCX541SDR2 LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
MC74LCX543DW LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC74LCX374DT 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述:
MC74LCX374DTR2 功能描述:觸發(fā)器 2-3.6V CMOS Octal RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
MC74LCX374DTR2G 功能描述:觸發(fā)器 2-3.6V CMOS Octal D-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
MC74LCX374DW 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述:
MC74LCX374DWR2 功能描述:觸發(fā)器 2-3.6V CMOS Octal RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*