- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380473 > MC74HC589ADR2 (ON SEMICONDUCTOR) 8-Bit Serial or Parallel-Input/Serial-Output Shift Register with 3-State Output PDF資料下載
參數(shù)資料
| 型號(hào)： | MC74HC589ADR2 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | 8-Bit Serial or Parallel-Input/Serial-Output Shift Register with 3-State Output |
| 中文描述： | HC/UH SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 |
| 封裝： | SOIC-16 |
| 文件頁數(shù)： | 1/10頁 |
| 文件大?。?/td> | 258K |
| 代理商： | MC74HC589ADR2 |
SEMICONDUCTOR TECHNICAL DATA
3–1
REV 6
Motorola, Inc. 1995
10/95
" #"
#"#" " !"
$" "" #"#"
High–Performance Silicon–Gate CMOS
The MC54/74HC589 is similar in function to the HC597, which is not a
3–state device. The device inputs are compatible with standard CMOS
outputs, with pullup resistors, they are compatible with LSTTL outputs.
This device consists of an 8–bit storage latch which feeds parallel data to
an 8–bit shift register. Data can also be loaded serially (see Function Table).
The shift register output, QH, is a three–state output, allowing this device to
be used in bus–oriented systems.
The HC589 directly interfaces with the Motorola SPI serial data port on
CMOS MPUs and MCUs.
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1
μ
A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 526 FETs or 131.5 Equivalent Gates
LOGIC DIAGRAM
SERIAL
DATA
INPUT
14
15
1
2
3
4
5
6
7
12
11
13
10
SA
A
B
C
D
E
F
G
H
LATCH CLOCK
SHIFT CLOCK
SERIAL SHIFT/
PARALLEL LOAD
OUTPUT ENABLE
PARALLEL
DATA
INPUTS
DATA
LATCH
SHIFT
REGISTER
VCC = PIN 16
GND = PIN 8
9
QH
SERIAL
DATA
OUTPUT
PIN ASSIGNMENT
13
14
15
16
9
10
11
12
5
4
3
2
1
8
7
6
LATCH CLOCK
SERIAL SHIFT/
PARALLEL LOAD
SA
A
VCC
QH
OUTPUT ENABLE
SHIFT CLOCK
E
D
C
B
GND
H
G
F
D SUFFIX
SOIC PACKAGE
CASE 751B–05
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
ORDERING INFORMATION
MC54HCXXXJ
MC74HCXXXN
MC74HCXXXD
Ceramic
Plastic
SOIC
1
16
1
16
J SUFFIX
CERAMIC PACKAGE
CASE 620–10
1
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74HC589ADT | 8-Bit Serial or Parallel-Input/Serial-Output Shift Register with 3-State Output |
| MC74HC589ADTR2 | 8-Bit Serial or Parallel-Input/Serial-Output Shift Register with 3-State Output |
| MC74HC589AN | 30 Ampere Schottky Barrier Rectifiers |
| MC74HC589AD | 8-Bit Serial or Parallel-Input/Serial-Output Shift Register with 3-State Output |
| MC74HC589ADT | 8-Bit Serial or Parallel-Input/Serial-Output Shift Register with 3-State Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74HC589ADR2G | 功能描述:計(jì)數(shù)器移位寄存器 8-Bit 3 State Shift RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC74HC589ADT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| MC74HC589ADTR2 | 功能描述:計(jì)數(shù)器移位寄存器 8-Bit 3 State Shift RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC74HC589ADTR2G | 功能描述:計(jì)數(shù)器移位寄存器 8-Bit 3 State Shift RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC74HC589ADTR2G-CUT TAPE | 制造商:ON 功能描述:MC74HC589A Series 2 to 6 V CMOS 8-Bit Shift Register - TSSOP-16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。