- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371055 > MC74AC161N (MOTOROLA INC) SYNCHRONOUS PRESETTABLE BINARY COUNTER PDF資料下載
參數(shù)資料
| 型號(hào)： | MC74AC161N |
| 廠(chǎng)商： | MOTOROLA INC |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | SYNCHRONOUS PRESETTABLE BINARY COUNTER |
| 中文描述： | AC SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大?。?/td> | 309K |
| 代理商： | MC74AC161N |
MC74AC161 MC74ACT161 MC74AC163 MC74ACT163
5-2
FACT DATA
FUNCTIONAL DESCRIPTION
The MC74AC161/74ACT161 and MC74AC163/74ACT163
count modulo-16 binary sequence. From state 15 (HHHH)
they increment to state 0 (LLLL). The clock inputs of all
flip-flops are driven in parallel through a clock buffer. Thus all
changes of the Q outputs (except due to Master Reset of the
′
161) occur as a result of, and synchronous with, the
LOW-to-HIGH transition of the CP input signal. The circuits
have four fundamental modes of operation, in order of
precedence: asynchronous reset (
′
161), synchronous reset
(
′
163), parallel load, count-up and hold. Five control inputs —
Master Reset (MR,
′
161), Synchronous Reset (SR,
′
163),
Parallel Enable (PE), Count Enable Parallel (CEP) and Count
Enable Trickle (CET)
determine the mode of operation, as
shown in the Mode Select Table. A LOW signal on MR
overrides all other inputs and asynchronously forces all
outputs LOW. A LOW signal on SR overrides counting and
parallel loading and allows all outputs to go LOW on the next
rising edge of CP. A LOW signal on PE overrides counting and
allows information on the Parallel Data (Pn) inputs to be loaded
into the flip-flops on the next rising edge of CP. With PE and MR
(
′
161) or SR (
′
163) HIGH, CEP and CET permit counting when
both are HIGH. Conversely, a LOW signal on either CEP or
CET inhibits counting.
The MC74AC161/74ACT161 and MC74AC163/74ACT163
use D-type edge-triggered flip-flops and changing the SR, PE,
CEP and CET inputs when the CP is in either state does not
cause errors, provided that the recommended setup and hold
times, with respect to the rising edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is HIGH
and counter is in state 15. To implement synchronous
multistage counters, the TC outputs can be used with the CEP
and CET inputs in two different ways. Please refer to the
MC74AC568 data sheet. The TC output is subject to decoding
spikes due to internal race conditions and is therefore not
recommended for use as a clock or asynchronous reset for
flip-flops, counters or registers.
Logic Equations:Count Enable = CEP
CET
PE
TC = Q0
Q1
Q2
Q3
CET
MODE SELECT TABLE
*SR
PE
CET
CEP
Action on the Rising
Clock Edge ( )
L
H
H
H
H
X
L
H
H
H
X
X
H
L
X
X
X
H
X
L
Reset (Clear)
Load (Pn
→
Qn)
Count (Increment)
No Change (Hold)
No Change (Hold)
*For
′
163 only
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
STATE DIAGRAM
15
0
14
13
12
5
4
6
7
8
1
2
3
11
10
9
CD
PE
P0
P1
P2
CEP
P3
CET
CP
Q0
Q1
Q2
Q3
TC
MR
′
161
SR
′
163
′
163
ONLY
′
163
CP
Q0
Q0
CP
DETAIL A
DETAIL A
DETAIL A
DETAIL A
D
CP
Q
D
Q
LOGIC DIAGRAM
Please note that this diagram is provided only for the understanding of logic
operations and should not be used to estimate propagation delays.
′
161
ONLY
′
161
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74AC174D | RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 05V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85% |
| MC74ACT174 | HEX D FLIP-FLOP WITH MASTER RESET |
| MC74AC174 | HEX D FLIP-FLOP WITH MASTER RESET |
| MC74ACT174D | HEX D FLIP-FLOP WITH MASTER RESET |
| MC74ACT174N | HEX D FLIP-FLOP WITH MASTER RESET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74AC161NG | 功能描述:計(jì)數(shù)器移位寄存器 2-6V Synchronous Presettable Binary RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC74AC162D | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: |
| MC74AC162DR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: |
| MC74AC162N | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER |
| MC74AC163 | 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:SYNCHRONOUS PRESETTABLE BINARY COUNTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。