- 您現(xiàn)在的位置：買賣IC網 > PDF目錄67968 > MC7445ARX933LG (MOTOROLA INC) 32-BIT, 933 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號： | MC7445ARX933LG |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 933 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 21/76頁 |
| 文件大小： | 1520K |
| 代理商： | MC7445ARX933LG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
28
M
P
C
7455
RIS
C
Mi
cro
p
ro
c
ess
o
rHa
rd
w
a
re
Sp
e
c
if
ica
tio
n
s
MO
T
O
RO
L
A
El
ect
ri
cal
a
n
d
T
h
e
rma
lCh
ar
act
er
ist
ics
L3_CLK to high impedance: All
other outputs
tL3CHOZ
—2.0
ns
5
Notes:
1. Rise and fall times for the L3_CLK output are measured from 20% to 80% of GVDD.
2. All input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising edge of the input L3_ECHO_CLKn (see
Figure 10). Input timings are measured at the pins.
3. All output specifications are measured from the midpoint voltage of the rising edge of L3_CLKn to the midpoint of the signal in question. The output timings are
measured at the pins. All output timings assume a purely resistive 50-
load (see Figure 10).
4. tL3_CLK/4 is one-fourth the period of L3_CLKn. This parameter indicates that the specified output signal is actually launched by an internal clock delayed in
phase by 90°. Therefore, there is a frequency component to the output valid and output hold times such that the specified output signal will be valid for
approximately one L3_CLK period starting three-fourths of a clock prior to the edge on which the SRAM will sample it and ending one-fourth of a clock period
after the edge it will be sampled.
5. Timing behavior and characterization are currently being evaluated.
6. These configuration bits allow the AC timing of the L3 interface to be altered via software. L3OH0 = L2CR[12], L30H1 = L3CR[12]. Revisions of the MPC7455
not described by this document may implement these bits differently. See Section 1.11.1, “Part Numbers Fully Addressed by This Document,” and
Section 1.11.2, “Part Numbers Not Fully Addressed by This Document,” for more information on which devices are addressed by this document.
Table 13. L3 Bus Interface AC Timing Specifications for PB2 and Late Write SRAMs (continued)
At recommended operating conditions. See Table 4.
Parameter
Symbol
All Speed Grades 6
Unit
Notes
L3OH0 = 0, L3OH1 = 0
L3OH0 = 0, L3OH1 =1
L3OH0 = 1, L3OH1 = 0 L3OH0 = 1, L3OH1 = 1
Min
Max
Min
Max
Min
Max
Min
Max
相關PDF資料 |
PDF描述 |
|---|---|
| MC7455ARX1000LG | 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA483 |
| MC7455ARX933LG | 32-BIT, 933 MHz, RISC PROCESSOR, CBGA483 |
| MC80C32XXX-36MQ | 8-BIT, 36 MHz, MICROCONTROLLER, CDIP40 |
| MJ80C52XXX-36 | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQCC44 |
| MD80C32EXXX-30MQ | 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC7447A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerPC microprocessor |
| MC7447AHX1000LB | 功能描述:微處理器 - MPU APOLO7PM RV1.1 1.3V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC7447AHX1000NB | 功能描述:微處理器 - MPU APOLO7PM RV1.1 1.1V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC7447AHX1000NBR | 制造商:Freescale Semiconductor 功能描述:MPU MPC74XX RISC 32BIT 0.13UM 1GHZ 1.8V/2.5V 360FCCBGA - Tape and Reel |
| MC7447AHX1000PC | 制造商:Freescale Semiconductor 功能描述:MPU MPC74XX RISC 32BIT 0.13UM 1GHZ 1.8V/2.5V 360FCCBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。