- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4078 > MC68SEC000AE20 (Freescale Semiconductor)IC MPU 32BIT 20MHZ 64-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68SEC000AE20 |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT 20MHZ 64-LQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 20MHz |
| 電壓： | 3.3V，5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤(pán) |
4
MC68SEC000 PRODUCT INFORMATION
MOTOROLA
Figure 2. Functional Signal Groups
Address Bus (A23-A0)
This 24-bit, unidirectional, three-state bus can address 16 Mbytes of data. It provides the address for bus
operation during all cycles except interrupt cycles. During interrupt cycles, A3, A2, and A1 reflect the level
of the interrupt being serviced, while A23-A4 and A0 are set to a logic high.
Data Bus (D15-D0)
This 16-bit, bidirectional, three-state bus is the general-purpose data path. Using the mode pin, you can
statically select either 8- or 16-bit modes for data transfer.
Asynchronous Bus Control
Asynchronous data transfers are handled using the following control signals: address strobe (AS), read/
write (R/W), upper and lower data strobes (UDS, LDS), and data transfer acknowledge (DTACK). The
address strobe signal indicates there is a valid address on the address bus. Read/write defines the data bus
transfer as a read or write cycle. The data strobes control the flow of data on the data bus and the data
transfer acknowledge indicates that the data transfer is complete.
Bus Arbitration Control
In multiple bus master systems, the bus arbitration circuit determines which device will be the bus master.
The bus request (BR) indicates that an external device requires bus mastership. A bus grant (BG) indicates
to all other potential bus master devices that the controller will release bus control at the end of the current
bus cycle.
ADDRESS BUS
DATA BUS
ASYNCHRONOUS
BUS CONTROL
BUS ARBITRATION
CONTROL
INTERRUPT
CONTROL
PROCESSOR
STATUS
A23-A0
D15-D0
AS
R/W
UDS
LDS
DTACK
BERR
RESET
HALT
MODE
SYSTEM
CONTROL
VCC
GND
CLK
MC68SEC000
FC0
FC1
FC2
IPL0
IPL1
IPL2
AVEC
BR
BG
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V9349L9BF | IC SRAM 72KBIT 9NS 100FBGA |
| MC68306AG16B | IC MPU INTEGRATED 16MHZ 144-LQFP |
| 10051922-3010ELF | CONN FPC 30POS .5MM R/A SMD GOLD |
| MPC859DSLVR66A | IC MPU POWERQUICC 66MHZ 357PBGA |
| MPC8314VRAFDA | MPU POWERQUICC II PRO 620-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68SEC000CAA10 | 功能描述:微處理器 - MPU 8/16/32 BIT MPU STATIC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68SEC000CAA16 | 功能描述:微處理器 - MPU 8/16/32 BIT MPU STATIC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68SEC000CAA20 | 功能描述:微處理器 - MPU 8/16/32 BIT MPU STATIC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68SEC000CAA20DP | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
| MC68SEC000CFU10 | 制造商:Rochester Electronics LLC 功能描述:8/16/32 BIT MPU, STATIC - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。