參數(shù)資料
型號: MC68LC302PU16VCT
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數(shù): 70/128頁
文件大小: 641K
代理商: MC68LC302PU16VCT
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-7
a bit in INTR_EVENT, a one must be written to that bit position. Writing a zero will not
change the value of the bit. This register is cleared upon a hardware reset.
15–11—Reserved. Should be written to zero by the host processor.
HBERR—Heartbeat Error.
When HBC is set, a Heartbeat was not detected within the Heartbeat window following a
transmission.
BABR—Babbling Receiver Error.
Indicates a frame longer than 1520 bytes was received. According to 802.3, frames should
not exceed 1518 bytes but two bytes of slop is allowed. Receive frames exceeding 1520
bytes in length are truncated to prevent receive buffer overflow.
BABT—Babbling Transmitter Error.
The transmitted frame length has exceeded 1520 bytes. This condition is usually caused by
a frame that is too long being placed into the transmit data buffer(s).
GRA—Graceful Stop Complete.
A graceful stop, initiated by the setting of GTS, is now complete. Once the frame that was
in progress when GTS was set has transmitted, this bit is set. If the start of a second frame
is in the FIFO, GRA will be set after the transmission of the second frame. GRA is also set
after EBERR.
BOD—BackOff Done.
Indicates that the backoff timer has expired. This interrupt is used only for production testing
and should normally be ignored. (Set BODEN = 0)
EBERR—Ethernet Bus Error occurred.
Indicates that a bus error occurred when the Ethernet controller was bus master. The
BDERR bits in the EDMA register indicate which buffer descriptor was being used at the
time of the bus error. Once any frames currently in the transmit FIFO have completed
transmission and their status is written to the appropriate buffer descriptor, the GRA bit is
set. If no frames or only a partial frame is in the transmit FIFO, the GRA bit is set immediately
causing the partial frame to become an underrun truncated with a bad CRC.
TFINT—Transmit Frame Interrupt.
Indicates that a frame has been transmitted and that the last corresponding buffer descriptor
has been updated.
RFINT—Receive Frame Interrupt.
Indicates that a frame has been received and that the last corresponding buffer descriptor
has been updated.
15
14
13
12
11
10
9876543210
00000
HBERR BABR BABT
GRA
BOD EBERR TFINT RFINT
BSY
TXB
RXB
相關PDF資料
PDF描述
M68LC302CPU16VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
相關代理商/技術參數(shù)
參數(shù)描述
MC68LC302PU20CT 功能描述:微處理器 - MPU 20MHz 2MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC302PU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
MC68LC302PU25CT 功能描述:微處理器 - MPU 25MHz 2.5MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LK332ACAG16 功能描述:32位微控制器 - MCU 32BIT MCU 2KRAM TPU QSM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
MC68LK332ACAG16 制造商:Freescale Semiconductor 功能描述:Microcontroller