Table of Contents
Paragraph
Title
Page
Number
viii
MC68LC302 REFERENCE MANUAL
MOTOROLA
4.3.3
SCC Mode Register (SCM)......................................................................4-5
4.3.4
SCC Data Synchronization Register (DSR).............................................4-6
4.3.5
Buffer Descriptors Table ..........................................................................4-6
4.3.6
SCC Parameter RAM Memory Map.........................................................4-7
4.3.7
Interrupt Mechanism ................................................................................4-7
4.3.8
UART Controller.......................................................................................4-7
4.3.8.1
UART Memory Map .................................................................................4-7
4.3.8.2
UART Mode Register...............................................................................4-8
4.3.8.3
UART Receive Buffer Descriptor (Rx BD) ...............................................4-8
4.3.8.4
UART Transmit Buffer Descriptor (Tx BD)...............................................4-8
4.3.8.5
UART Event Register...............................................................................4-9
4.3.8.6
UART MASK Register..............................................................................4-9
4.3.9
Autobaud Controller (New) ......................................................................4-9
4.3.9.1
Autobaud Channel Reception Process ....................................................4-9
4.3.9.2
Autobaud Channel Transmit Process ....................................................4-11
4.3.9.3
Autobaud Parameter RAM.....................................................................4-11
4.3.9.4
Autobaud Programming Model ..............................................................4-13
4.3.9.4.1
Preparing for the Autobaud Process......................................................4-13
4.3.9.4.2
Enter_Baud_Hunt Command.................................................................4-14
4.3.9.4.3
Autobaud Command Descriptor.............................................................4-14
4.3.9.4.4
Autobaud Lookup Table.........................................................................4-15
4.3.9.5
Lookup Table Example ..........................................................................4-17
4.3.9.6
Determining Character Length and Parity..............................................4-17
4.3.9.7
Autobaud Reception Error Handling Procedure.....................................4-18
4.3.9.8
Autobaud Transmission .........................................................................4-18
4.3.9.8.1
Automatic Echo......................................................................................4-19
4.3.9.8.2
Smart Echo ............................................................................................4-19
4.3.9.9
Reprogramming to UART Mode or Another Protocol ............................4-20
4.3.10
HDLC Controller.....................................................................................4-20
4.3.10.1
HDLC Memory Map ...............................................................................4-20
4.3.10.2
HDLC Mode Register.............................................................................4-20
4.3.10.3
HDLC Receive Buffer Descriptor (Rx BD) .............................................4-21
4.3.10.4
HDLC Transmit Buffer Descriptor (Tx BD).............................................4-21
4.3.10.5
HDLC Event Register.............................................................................4-21
4.3.10.6
HDLC Mask Register .............................................................................4-21
4.3.11
BISYNC Controller .................................................................................4-22
4.3.11.1
BISYNC Memory Map............................................................................4-22
4.3.11.2
BISYNC Mode Register .........................................................................4-22
4.3.11.3
BISYNC Receive Buffer Descriptor (Rx BD)..........................................4-22
4.3.11.4
BISYNC Transmit Buffer Descriptor (Tx BD). ........................................4-22
4.3.11.5
BISYNC Event Register .........................................................................4-23
4.3.11.6
BISYNC Mask Register..........................................................................4-23
4.3.12
Transparent Controller ...........................................................................4-23
4.3.12.1
Transparent Memory Map......................................................................4-23
4.3.12.2
Transparent Mode Register ...................................................................4-24