A-10
M68040 USER’S MANUAL
MOTOROLA
MC68LC040 REV2.3 (01/29/2000)
A.6.6 A.6.7 Output AC Timing Specifications (see Figures A-5* to A-9)
*Output timing is specied for a valid signal measured at the pin. Timing is specied driving an unterminated 30-
transmission line with a length characterized by a 2.5-nS one-way propagation delay. Buffer output impedance is
typically 30
; the buffer specications include approximately 5 nS for the signal to propagate the length of the
transmission line and back.
20 MHz
25 MHz
33 MHz
40 MHz
Unit
Num
Characteristic
Min
Max
Min
Max
Min
Max
Min
Max
11
BCLK to Address, CIOUT, LOCK,
LOCKE, PSTx, R/W, SIZx,
TLNx,TMx, TTx, UPAx
Valid
11.5
35
9
30
6.5
25
5.25
24
nS
12
BCLK to Output Invalid (Output
Hold)
11.5
—
9
—
6.5
—
5.25
—
nS
13
BCLK to TS Valid
11.5
35
9
30
6.5
25
5.25
24
nS
14
BCLK to TIP Valid
11.5
35
9
30
6.5
25
5.25
24
nS
18
BCLK to Data-Out Valid
11.5
37
9
32
6.5
27
5.25
26
nS
19
BCLK to Data-Out Invalid (Output
Hold)
11.5
—
9
—
6.5
—
5.25
—
nS
20
BCLK to Output Low Impedance
11.5
—
9
—
6.5
—
5.25
—
nS
21
BCLK to Data-Out High
Impedance
11.5
25
9
20
6.5
17
5.25
16
nS
38
BCLK to Address, CIOUT, LOCK,
LOCKE, R/W, SIZx, TS, TLNx,
TMx, TTx, UPAx High
Impedance
11.5
23
9
18
6.5
15
5.25
14
nS
39
BCLK to BB, TA, TIP High
Impedance
23
33
19
28
14
25
11.5
22
nS
40
BCLK to BR, BB Valid
11.5
35
9
30
6.5
23
5.25
14
nS
43
BCLK to MI Valid
11.5
35
9
30
6.5
25
5.25
24
nS
48
BCLK to TA Valid
11.5
35
9
30
6.5
25
5.25
24
nS
50
BCLK to IPEND, PSTx, RSTO
Valid
11.5
35
9
30
6.5
25
5.25
24
nS
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.