- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45209 > MC68LC040FE33B (MOTOROLA INC) 32-BIT, 33 MHz, MICROPROCESSOR, PQFP184 PDF資料下載
參數(shù)資料
| 型號： | MC68LC040FE33B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 33 MHz, MICROPROCESSOR, PQFP184 |
| 封裝： | QFP-184 |
| 文件頁數(shù)： | 273/444頁 |
| 文件大?。?/td> | 2530K |
| 代理商： | MC68LC040FE33B |
11-16
M68040 USER’S MANUAL
MOTOROLA
Maximum power dissipation in the large buffer mode occurs for output:
Low:
Pllb = I2R = (49.6 mA)2 x 6 = 14.8 mW
High:
Phlb = I2R = (50.8 mA)2 x 12 = 30.1 mW
Similar calculations for unterminated small buffers yield:
I = 5 mA (by spec)
and
P = I2R = (5 mA)2 x 25
so
Phsb = 0.625 mW
Plsb = 0.625 mW
Assuming that the duty cycle of output j is driving a valid logic value instead of being
three-stated as given by DCj, then the following equation approximates total average
power dissipation in the output buffers:
Number of
Outputs Used
ITotal =
∑
j = 1
(Ij × DCj)2 × Reffj
I j and Zoj are calculated for every pin as illustrated above. In practice the above
summation is carried out by groups of pins instead of individual pins.
Motorola has calculated the values for DCj for typical situations. On an average clock
there will be 37.8 pins high, 41.5 pins low, and 11.7 pins three-stated. The following
examples demonstrate how to calculate the power dissipation that is added to small buffer
power dissipation numbers, assuming a termination as illustrated in Figure 11-18.
a. For the numbers listed in this section in a large buffer design with no caching.
P = (Number of Pins High)
× (Phlb) + (Number of Pins Low) × (Pllb)
= 37.8 Pins
× 30.1 mW per Pin + 41.5 Pins × 14.8 mW per Pin
= 1.75 W
b. For a single bus master system in a large buffer design with no caching or snooping
and only standard features (i.e., TLN, UPA, BR, BB, LOCK, LOCKE, CIOUT, TIP, MI,
TDO, IPEND, PST not used):
P = (Number of Pins High)
× (Phlb) + (Number of Pins Low) × (Pllb)
= 29.8 Pins
× 30.1 mW per Pin + 34.5 Pins × 14.8 mW per Pin
= 1.41 W
c. For the example b system with copyback caching, assuming 85% cache hit rate:
P = (29.8 Pins
× 30.1 mW per Pin + 34.5 Pins × 14.8 mW per Pin) × (1 – 0.85)
= 0.21 W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68040RC25V | 32-BIT, 25 MHz, MICROPROCESSOR, CPGA179 |
| MC68EC040RC25B | 32-BIT, 25 MHz, MICROPROCESSOR, CPGA179 |
| MC68EC040RC20B | 32-BIT, 20 MHz, MICROPROCESSOR, CPGA179 |
| MC68LC040RC20B | 32-BIT, 20 MHz, MICROPROCESSOR, CPGA179 |
| MC68040RC33 | 32-BIT, 33 MHz, MICROPROCESSOR, CPGA179 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68LC040FE40A | 功能描述:IC MPU 32BIT 40MHZ 184-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68LC040RC20A | 功能描述:IC MPU 32BIT 20MHZ 179-PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68LC040RC25A | 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68LC040RC33A | 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68LC040RC40A | 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。