參數(shù)資料
型號: MC68HC705J1AVDWR2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
封裝: SOIC-20
文件頁數(shù): 124/162頁
文件大?。?/td> 1517K
代理商: MC68HC705J1AVDWR2
Technical Data
MC68HC705J1A — Rev. 3.0
64
Central Processor Unit (CPU)
MOTOROLA
Central Processor Unit (CPU)
3.8 Opcode Map
SWI
Software Interrupt
PC
← (PC) + 1; Push (PCL)
SP
← (SP) – 1; Push (PCH)
SP
← (SP) – 1; Push (X)
SP
← (SP) – 1; Push (A)
SP
← (SP) – 1; Push (CCR)
SP
← (SP) – 1; I ← 1
PCH
← Interrupt Vector High Byte
PCL
← Interrupt Vector Low Byte
— 1 — — —
INH
83
10
TAX
Transfer Accumulator to Index Register
X
← (A)
—————
INH
97
2
TST opr
TSTA
TSTX
TST opr,X
TST ,X
Test Memory Byte for Negative or Zero
(M) – $00
— — —
DIR
INH
IX1
IX
3D
4D
5D
6D
7D
dd
ff
4
3
5
4
TXA
Transfer Index Register to Accumulator
A
← (X)
—————
INH
9F
2
WAIT
Stop CPU Clock and Enable Interrupts
— 0 — — —
INH
8F
2
A
Accumulator
opr
Operand (one or two bytes)
C
Carry/borrow ag
PC
Program counter
CCR
Condition code register
PCH
Program counter high byte
dd
Direct address of operand
PCL
Program counter low byte
dd rr
Direct address of operand and relative offset of branch instruction
REL
Relative addressing mode
DIR
Direct addressing mode
rel
Relative program counter offset byte
ee ff
High and low bytes of offset in indexed, 16-bit offset addressing
rr
Relative program counter offset byte
EXT
Extended addressing mode
SP
Stack pointer
ff
Offset byte in indexed, 8-bit offset addressing
X
Index register
H
Half-carry ag
Z
Zero ag
hh ll
High and low bytes of operand address in extended addressing
#
Immediate value
I
Interrupt mask
Logical AND
ii
Immediate operand byte
Logical OR
IMM
Immediate addressing mode
Logical EXCLUSIVE OR
INH
Inherent addressing mode
( )
Contents of
IX
Indexed, no offset addressing mode
–( )
Negation (two’s complement)
IX1
Indexed, 8-bit offset addressing mode
Loaded with
IX2
Indexed, 16-bit offset addressing mode
?
If
M
Memory location
:
Concatenated with
N
Negative ag
Set or cleared
n
Any bit
Not affected
Table 3-6. Instruction Set Summary (Sheet 6 of 6)
Source
Form
Operation
Description
Effect
on CCR
Address
Mode
Opcode
Operand
Cycles
HIN Z C
相關(guān)PDF資料
PDF描述
MC68HRC705J1ACDWR2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HSC705J1ACDWR2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HRC705J1ADWR2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HSR705J1ACDWR2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC705J1ADWR2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC705J2CDW 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:MicroController, 8-Bit, 20 Pin, Plastic, SOP
MC68HC705J2DW 制造商:Motorola Inc 功能描述:
MC68HC705J5ACP 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68HC705JB4DW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68HC705JJ7CDW 功能描述:IC MCU 8BIT 20-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND