- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45228 > MC68HC11ED0VFN2 (FREESCALE SEMICONDUCTOR INC) 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11ED0VFN2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁(yè)數(shù)： | 73/108頁(yè) |
| 文件大?。?/td> | 1672K |
| 代理商： | MC68HC11ED0VFN2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)當(dāng)前第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)
Parallel Input/Output (I/O) Ports
Pulse Accumulator Control Register
MC68HC11ED0 — Rev. 1.0
Technical Summary
Parallel Input/Output (I/O) Ports
6.4 Pulse Accumulator Control Register
Refer to Figure 6-2 for a description of the pulse accumulator control
register (PACTL).
DDRA7 — Data Direction for Port A Bit 7
0 = Input
1 = Output
PAEN — Pulse Accumulator System Enable Bit
Refer to 9.4 Pulse Accumulator.
PAMOD — Pulse Accumulator Mode Bit
Refer to 9.4 Pulse Accumulator.
PEDGE — Pulse Accumulator Edge Control Bit
Refer to 9.4 Pulse Accumulator.
DDRA3 — Data Direction for Port A Bit 3
This bit is overridden if an output compare function is configured to
control the PA3 pin.
0 = Input
1 = Output
I4/O5 — Input Capture 4/Output Compare 5 Bit
Refer to Section 9. Timing System.
RTR[1:0] — Real-Time Interrupt (RTI) Rate Select Bits
Refer to 9.4 Pulse Accumulator.
Address:
$0026
Bit 7
6
54321
Bit 0
Read:
DDRA7
PAEN
PAMOD
PEDGE
DDRA3
I4/O5
RTR1
RTR0
Write:
Reset:
00
000000
Figure 6-2. Pulse Accumulator Control Register (PACTL)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11ED0VFN3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11ED0MFU3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0CFU3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0MP2 | 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC11ED0MFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11ED0VFN3 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFU2 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFU3 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VP2 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VP3 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Technical Summary |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。