- 您現(xiàn)在的位置：買賣IC網 > PDF目錄45228 > MC68HC11ED0MP2 (FREESCALE SEMICONDUCTOR INC) 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 PDF資料下載
參數(shù)資料
| 型號： | MC68HC11ED0MP2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁數(shù)： | 36/108頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | MC68HC11ED0MP2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Central Processor Unit (CPU)
Addressing Modes
MC68HC11ED0 — Rev. 1.0
Technical Summary
Central Processor Unit (CPU)
immediate instructions. The effective address is the address of the byte
following the instruction.
3.6.2 Direct
In the direct addressing mode, the low-order byte of the operand
address is contained in a single byte following the opcode, and the
high-order byte of the address is assumed to be $00. Addresses
$00–$FF are thus accessed directly, using 2-byte instructions.
Execution time is reduced by eliminating the additional memory access
required for the high-order address byte. In most applications, this
256-byte area is reserved for frequently referenced data. In M68HC11
MCUs, the memory map can be configured for combinations of internal
registers, RAM, or external memory to occupy these addresses.
3.6.3 Extended
In the extended addressing mode, the effective address of the argument
is contained in two bytes following the opcode byte. These are 3-byte
instructions (or 4-byte instructions if a prebyte is required). One or two
bytes are needed for the opcode and two for the effective address.
3.6.4 Indexed
In the indexed addressing mode, an 8-bit unsigned offset contained in
the instruction is added to the value contained in an index register (IX or
IY). The sum is the effective address. This addressing mode allows
referencing any memory location in the 64-Kbyte address space. These
are 2- to 5-byte instructions, depending on whether a prebyte is required.
3.6.5 Inherent
In the inherent addressing mode, all the information necessary to
execute the instruction is contained in the opcode. Operations that use
only the index registers or accumulators, as well as control instructions
with no arguments, are included in this addressing mode. These are
1- or 2-byte instructions.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC11ED0MFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11ED0CFU2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0MFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11ED0VFU3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0MP3 | 8-BIT, 3 MHz, MICROCONTROLLER, PDIP40 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11ED0MP3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFN2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFN3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFU2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFU3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
發(fā)布緊急采購，3分鐘左右您將得到回復。