- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45228 > MC68HC11ED0MFU3 (FREESCALE SEMICONDUCTOR INC) 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MC68HC11ED0MFU3 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 49/108頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | MC68HC11ED0MFU3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Operating Modes and On-Chip Memory
Operating Modes
MC68HC11ED0 — Rev. 1.0
Technical Summary
Operating Modes and On-Chip Memory
4.3.3 Expanded Operating Mode
In expanded operating mode, the MCU has a 64-Kbyte address range
and, using the expansion bus, can access external resources within the
64-Kbyte space. This space includes:
On-chip memory addresses
Addressing capabilities for external peripheral and memory
devices
In expanded operating mode, high-order address bits are output on
ADDR[15:8] pins, low-order address bits and the data bus are
multiplexed on ADDR/DATA[7:0]. Refer to Figure 1-1. MC68HC11ED0
The read/write (R/W) and address strobe (AS) signals allow the
low-order address and the 8-bit data bus to be time-multiplexed on the
same pins.
During the first half of each bus cycle, address information is
present.
During the second half of each bus cycle, the pins become the
bidirectional data bus.
AS is an active-high latch enable signal for an external address latch.
Address information is allowed through the transparent latch while AS is
high and is latched when AS drives low. The address, R/W, and AS
signals are active and valid for all bus cycles including accesses to
internal memory locations.
The E clock is used to enable external devices to drive data onto the
internal data bus during the second half of a read bus cycle (E clock
high). R/W controls the direction of data transfers. R/W drives low when
data is being written to the external data bus. R/W will remain low during
consecutive data bus write cycles, such as when a double-byte store
occurs. Refer to Figure 4-1 for an example of address and data
multiplexing.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11ED0CFU3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0MP2 | 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC11ED0MFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC11ED0CFU2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11ED0MFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11ED0MP2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0MP3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFN2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFN3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0VFU2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Summary |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。