
Timing System
Data Sheet
M68HC11E Family — Rev. 5
146
Timing System
MOTOROLA
9.3.1  Timer Control Register 2 
Use the control bits of this register to program input capture functions to detect a 
particular edge polarity on the corresponding timer input pin. Each of the input 
capture functions can be independently configured to detect rising edges only, 
falling edges only, any edge (rising or falling), or to disable the input capture 
function. The input capture functions operate independently of each other and can 
capture the same TCNT value if the input edges are detected within the same timer 
count cycle. 
EDGxB and EDGxA — Input Capture Edge Control Bits
There are four pairs of these bits. Each pair is cleared to 0 by reset and must be 
encoded to configure the corresponding input capture edge detector circuit. IC4 
functions only if the I4/O5 bit in the PACTL register is set. Refer to 
Table 9-2
 for 
timer control configuration. 
9.3.2  Timer Input Capture Registers 
When an edge has been detected and synchronized, the 16-bit free-running 
counter value is transferred into the input capture register pair as a single 16-bit 
parallel transfer. Timer counter value captures and timer counter incrementing 
occur on opposite half-cycles of the phase 2 clock so that the count value is stable 
whenever a capture occurs. The timer input capture registers are not affected by 
reset. Input capture values can be read from a pair of 8-bit read-only registers. A 
read of the high-order byte of an input capture register pair inhibits a new capture 
transfer for one bus cycle. If a double-byte read instruction, such as load double 
accumulator D (LDD), is used to read the captured value, coherency is assured. 
When a new input capture occurs immediately after a high-order byte read, transfer 
is delayed for an additional cycle but the value is not lost. 
Address:
$1021
Bit 7
6
5
4
3
2
1
Bit 0
Read:
EDG4B
EDG4A
EDG1B
EDG1A
EDG2B
EDG2A
EDG3B
EDG3A
Write:
Reset:
0
0
0
0
0
0
0
0
Figure 9-3. Timer Control Register 2 (TCTL2)
Table 9-2. Timer Control Configuration
EDGxB
EDGxA
Configuration 
0
0
Capture disabled 
0
1
Capture on rising edges only 
1
0
Capture on falling edges only 
1
1
Capture on any edge 
F
Freescale Semiconductor, Inc.
For More Information On This Product,
  Go to: www.freescale.com
n
.