- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45226 > MC68HC11D3CFB1 (ABILIS SYSTEMS) 8-BIT, OTPROM, 1 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11D3CFB1 |
| 廠(chǎng)商： | ABILIS SYSTEMS |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | 10 X 10 MM, QFP-44 |
| 文件頁(yè)數(shù)： | 83/124頁(yè) |
| 文件大?。?/td> | 6875K |
| 代理商： | MC68HC11D3CFB1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)當(dāng)前第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
RESETS AND INTERRUPTS
TECHNICAL DATA
5-17
nals driving on-chip peripheral functions can be shut down. The CPU is always shut
down during WAIT. While in the wait state, the address/data bus repeatedly runs read
cycles to the address where the CCR contents were stacked. The MPU leaves the wait
state when it senses any interrupt that has not been masked.
The free-running timer system is shut down only if the I bit is set to one and the COP
system is disabled by NOCOP being set to one. Several other systems can also be in
a reduced power consumption state depending on the state of software-controlled
configuration control bits. The SPI system is enabled or disabled by the SPE control
bit. The SCI transmitter is enabled or disabled by the TE bit, and the SCI receiver is
enabled or disabled by the RE bit. Therefore the power consumption in WAIT is de-
pendent on the particular application.
5.5.2 STOP
Executing the STOP instruction while the S bit in the CCR is equal to zero places the
MCU in the STOP condition. If the S bit is not zero, the STOP opcode is treated as a
no-op (NOP). The STOP condition offers minimum power consumption because all
clocks, including the crystal oscillator, are stopped while in this mode. To exit STOP
and resume normal processing, a logic low level must be applied to one of the external
interrupts (IRQ or XIRQ), or to the RESET pin. A pending edge-triggered IRQ can also
bring the CPU out of STOP.
Because all clocks are stopped in this mode, all internal peripheral functions also stop.
The data in the internal RAM is retained as long as VDD power is maintained. The CPU
state and I/O pin levels are static and are unchanged by STOP. Therefore, when an
interrupt comes to restart the system, the MCU resumes processing as if there were
no interruption. If reset is used to restart the system a normal reset sequence results
where all I/O pins and functions are also restored to their initial states.
To use the IRQ pin as a means of recovering from STOP, the I bit in the CCR must be
clear (IRQ not masked). The XIRQ pin can be used to wake up the MCU from STOP
regardless of the state of the X bit in the CCR, although the recovery sequence de-
pends on the state of the X bit. If X is set to zero (XIRQ not masked), the MCU starts
up, beginning with the stacking sequence leading to normal service of the XIRQ re-
quest. If X is set to one (XIRQ masked or inhibited), then processing continues with
the instruction that immediately follows the STOP instruction, and no XIRQ interrupt
service is requested or pending.
Because the oscillator is stopped in STOP mode, a restart delay may be imposed to
allow oscillator stabilization upon leaving STOP. If the internal oscillator is being used,
this delay is required; however, if a stable external oscillator is being used, the DLY
control bit can be used to bypass this startup delay. The DLY control bit is set by reset
and can be optionally cleared during initialization. If the DLY equal to zero option is
used to avoid startup delay on recovery from STOP, then reset should not be used as
the means of recovering from STOP, as this causes DLY to be set again by reset, im-
posing the restart delay. This same delay also applies to power-on-reset, regardless
of the state of the DLY control bit, but does not apply to a reset while the clocks are
running.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11D3CP1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC11D3CP1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC11D0CFN3 | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC711D0CFB | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11D0CP3 | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11D3CFB3 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11D3CFB4 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11D3CFN | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11D3CFN1 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11D3CFN2 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。