參數(shù)資料
型號(hào): MC68HC11D0CP3
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40
封裝: PLASTIC, DIP-40
文件頁(yè)數(shù): 85/124頁(yè)
文件大?。?/td> 6875K
代理商: MC68HC11D0CP3
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
PARALLEL I/O
TECHNICAL DATA
6-1
SECTION 6
PARALLEL I/O
The MC68HC11D3 has four 8-bit I/O ports; A, B, C, and D. In single-chip and bootstrap
modes, all ports are parallel I/O data ports. In expanded multiplexed and test modes,
ports B and C, and lines DATA6/AS and DATA7/R/W are a memory expansion bus
with port B as the high order address bus, port C as the multiplexed address and data
bus, AS as the demultiplexing signal, and R/W as the data bus direction control. Refer
to Table 6-1, which is a summary of the ports and their shared functions:
6.1 Port A
Port A bits handle the timer functions and can also be used as general-purpose I/O. In
both the normal operating modes, port A can be configured for four timer input capture
(IC) and three timer output compare (OC) functions, or four OC and three IC functions
with either a pulse accumulator input (PAI) or a fifth OC function.
*This pin is not bonded in the 40-pin version.
6.2 Port B
In single-chip mode, all port B pins are general-purpose I/O (PB[7:0]). In expanded
multiplexed mode, all port B pins act as high-order address bits (ADDR[15:8]).
Table 6-1 I/O Ports
Port
Input Pins
Output Pins
Bidirectional Pins
Shared Functions
Port A
3
2
TImer
Port B
8
High Order Address
Port C
8
Low Order Address and Data Bus
Port D
8
SCI, SPI, AS, and R/
PORTA — Port A Data
$0000
Bit 7
654321
Bit 0
PA7
PA6*
PA5
PA4*
PA3
PA2
PA1
PA0
RESET:
HiZ
0
HiZ
Alt. Func:
PAI
OC2
OC3
OC4
IC4/OC5
IC1
IC2
IC3
And/or:
OC1
PORTB — Port B Data
$0004
Bit 7
654321
Bit 0
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
S. Chip
or Boot:
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
RESET:
Reset configures pins as HiZ inputs
Expan.
or Test:
ADDR15
ADDR14
ADDR13
ADDR12
ADDR11
ADDR10
ADDR9
ADDR8
RESET:
Reset configures pins as high-order address outputs
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC711D0CP3 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP40
MC68HC11D0CFB3 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44
MC68HC711D0CP 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40
MC68HC11D0CFBE3 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44
MC68HC711D0CFN3 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11D0FB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MC68HC11D0FN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MC68HC11D0FNR2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MC68HC11D0P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MC68HC11D3 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-channel, 8-bit analog-to-digital (A/D) converter