參數(shù)資料
型號(hào): MC68HC11A0CFN2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52
封裝: PLASTIC, LCC-52
文件頁(yè)數(shù): 8/158頁(yè)
文件大?。?/td> 3803K
代理商: MC68HC11A0CFN2
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
CPU, ADDRESSING MODES, AND INSTRUCTION SET
MOTOROLA
TECHNICAL DATA
10-7
10
BITA (opr)
Bit(s) Test A with Memory
AM
A IMM
A DIR
A EXT
A IND,X
A IND,Y
85
95
B5
A5
18 A5
ii
dd
hh
ll
ff
2
3
2
3
2
3
4
5
3-1
4-1
5-2
6-2
7-2
- - - - ¤ ¤ 0 -
BITB (opr)
Bit(s) Test B with Memory
BM
B IMM
B DIR
B EXT
B IND,X
B IND,Y
C5
D5
F5
E5
18 E5
ii
dd
hh
ll
ff
2
3
2
3
2
3
4
5
3-1
4-1
5-2
6-2
7-2
- - - - ¤ ¤ 0 -
BLE (rel)
Branch if
≤ Zero
? Z + (N
⊕ V) = 1
REL
2F rr
2
3
8-1
- - - - - - - -
BLO (rel)
Branch if Lower
? C = 1
REL
25 rr
2
3
8-1
- - - - - - - -
BLS (rel)
Branch if Lower or Same
? C + Z = 1
REL
23 rr
2
3
8-1
- - - - - - - -
BLT (rel)
Branch If < Zero
? N
⊕ V = 1
REL
2D rr
2
3
8-1
- - - - - - - -
BMI (rel)
Branch if Minus
? N = 1
REL
2B rr
2
3
8-1
- - - - - - - -
BNE (rel)
Branch if Not = Zero
? Z = 0
REL
26 rr
2
3
8-1
- - - - - - - -
BPL (rel)
Branch if Plus
? N = 0
REL
2A rr
2
3
8-1
- - - - - - - -
BRA (rel)
Branch Always
? 1 = 1
REL
20 rr
2
3
8-1
- - - - - - - -
BRCLR(opr)
(msk)
(rel)
Branch if Bit(s) Clear
? M mm = 0
DIR
IND,X
IND,Y
13
1F
18 1F
dd mm rr
ff mm rr
4
5
6
7
8
4-11
6-14
7-11
- - - - - - - -
BRN (rel)
Branch Never
? 1 = 0
REL
21 rr
2
3
8-1
- - - - - - - -
BRSET(opr)
(msk)
(rel)
Branch if Bit(s) Set
? (M) mm = 0
DIR
IND,X
IND,Y
12
1E
18 1E
dd mm rr
ff mm rr
4
5
6
7
8
4-11
6-14 7-
11
- - - - - - - -
BSET(opr)
(msk)
Set Bit(s)
M + mm
→ M
DIR
IND,X
IND,Y
14
1C
18 1C
dd mm
ff mm
3
4
6
7
8
4-10
6-13
7-10
- - - - ¤ ¤ 0 -
BSR (rel)
Branch to Subroutine
See Special Ops
REL
8D rr
2
6
8-2
- - - - - - - -
BVC (rel)
Branch if Overflow Clear
? V = 0
REL
28 rr
2
3
8-1
- - - - - - - -
BVS (rel)
Branch if Overflow Set
? V = 1
REL
29 rr
2
3
8-1
- - - - - - - -
CBA
Compare A to B
A – B
INH
11
1
2
2-1
- - - - ¤ ¤ ¤ ¤
CLC
Clear Carry Bit
0
→ C
INH
0C
1
2
2-1
- - - - - - - 0
CLI
Clear Interrupt Mask
0
→ l
INH
0E
1
2
2-1
- - - 0 - - - -
CLR (opr)
Clear Memory Byte
0
→ M
EXT
IND,X
IND,Y
7F
6F
18 6F
hh
ll
ff
3
2
3
6
7
5-8
6-3
7-3
- - - - 0 1 0 0
CLRA
Clear Accumulator A
0
→ A
A INH
4F
1
2
2-1
- - - - 0 1 0 0
CLRB
Clear Accumulator B
0
→ B
B INH
5F
1
2
2-1
- - - - 0 1 0 0
CLV
CIear Overflow Flag
0
→ V
INH
0A
1
2
2-1
- - - - - - 0 -
CMPA (opr) Compare A to Memory
A – M
A IMM
A DIR
A EXT
A IND,X
A IND,Y
81
91
B1
A1
18 A1
ii
dd
hh
ll
ff
2
3
2
3
2
3
4
5
3-1
4-1
5-2
6-2
7-2
- - - - ¤ ¤ ¤ ¤
CMPB (opr) Compare B to Memory
B – M
B IMM
B DIR
B EXT
B IND,X
B IND,Y
C1
D1
F1
E1
18 E1
ii
dd
hh
ll
ff
2
3
2
3
2
3
4
5
3-1
4-1
5-2
6-2
7-2
- - - - ¤ ¤ ¤ ¤
COM (opr)
1’s Complement Memory Byte $FF – M
→ M
EXT
IND,X
IND,Y
73
63
18 63
hh
ll
ff
3
2
3
6
7
5-8
6-3
7-3
- - - - ¤ ¤ 0 1
COMA
1’s Complement A
$FF – A
→ A
A INH
43
1
2
2-1
- - - - ¤ ¤ 0 1
COMB
1’s Complement B
$FF – B
→ B
B INH
53
1
2
2-1
- - - - ¤ ¤ 0 1
CPD (opr)
Compare D to Memory 16-Bit
D – M:M + 1
IMM
DIR
EXT
IND,X
IND,Y
1A 83
1A 93
1A B3
1A A3
CD A3
jj
kk
dd
hh
ll
ff
4
3
4
3
5
6
7
3-5
4-9
5-11
6-11
7-8
- - - - ¤ ¤ ¤ ¤
Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times
(Sheet 2 of 6)
Source
Form(s)
Operation
Boolean Expression
Addressing
Mode for
Operand
Machine Coding
(Hexadecimal)
Bytes
Cycle
by
Cycle*
Condition Codes
Opcode
Operand(s)
S X H I N Z V C
*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation.
Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC11A1CFN3 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC52
MC68HCP11A1CP2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48
MC68HC11A1MFN2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52
MC68HC11A1MFU2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64
MC68HC11A8BMP2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11A0CFN3 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68HC11A0CFN3R2 制造商:Rochester Electronics LLC 功能描述:
MC68HC11A0CFN4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11A0CFNE3 功能描述:8位微控制器 -MCU 8B MCU 768RAM A/D 3MH RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HC11A0CFNE3 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC