
Electrical Specifications
5.0-V Control Timing
MC68HC08GP32A MC68HC08GP16A
Data Sheet
MOTOROLA
Electrical Specifications
267
20.7 5.0-V Control Timing
20.8 3.0-V Control Timing
Characteristic(1)
Symbol
Min
Max
Unit
Frequency of operation(2)
Crystal option
External clock option(3)
fOSC
32
dc(4)
100
32.8
kHz
MHz
Internal operating frequency
fOP (fBUS)
—8.2
MHz
Internal clock period (1/fOP)tCYC
122
—
ns
RST input pulse width low(5)
tRL
50
—
ns
IRQ interrupt pulse width low(6) (edge-triggered)
tILIH
50
—
ns
IRQ interrupt pulse period
tILIL
Note(7)
—
tCYC
1. VSS = 0 Vdc; timing shown with respect to 20% VDD and 70% VDD unless otherwise noted.
3. No more than 10% duty cycle deviation from 50%
4. Some modules may require a minimum frequency greater than dc for proper operation. See appropriate table for this in-
formation.
5. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
6. Minimum pulse width is for guaranteed interrupt. It is possible for a smaller pulse width to be recognized.
7. The minimum period, tILIL, should not be less than the number of cycles it takes to execute the interrupt service routine
plus tCYC.
Characteristic(1)
Symbol
Min
Max
Unit
Frequency of operation(2)
Crystal option
External clock option(3)
fOSC
32
dc(4)
100
16.4
kHz
MHz
Internal operating frequency
fOP (fBUS)
—4.1
MHz
Internal clock period (1/fOP)tCYC
244
—
ns
RST input pulse width low(5)
tIRL
125
—
ns
IRQ interrupt pulse width low(6) (edge-triggered)
tILIH
125
—
ns
IRQ interrupt pulse period
tILIL
Note(7)
—
tCYC
1. VSS = 0 Vdc; timing shown with respect to 20% VDD and 70% VDD unless otherwise noted.
3. No more than 10% duty cycle deviation from 50%
4. Some modules may require a minimum frequency greater than dc for proper operation. See appropriate table for this in-
formation.
5. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
6. Minimum pulse width is for guaranteed interrupt. It is possible for a smaller pulse width to be recognized.
7. The minimum period, tILIL, should not be less than the number of cycles it takes to execute the interrupt service routine
plus tCYC.