
Freescale
A-4
MC68HC05B6
Rev. 4.1
MC68HC05B4
14
Table A-2 Register outline
Register name
Address bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State on
reset
Port A data (PORTA)
$0000
Undefined
Port B data (PORTB)
$0001
Undefined
Port C data (PORTC)
$0002
PC2/
ECLK
Undefined
Port D data (PORTD)
$0003
PD7/
AN7
PD6/
AN6
PD5/
AN5
PD4/
AN4
PD3/
AN3
PD2/
AN2
PD1/
AN1
PD0/
AN0
Undefined
Port A data direction (DDRA)
$0004
0000 0000
Port B data direction (DDRB)
$0005
0000 0000
Port C data direction (DDRC)
$0006
0000 0000
ECLK control
$0007
0
ECLK
0
0000 0000
A/D data (ADDATA)
$0008
0000 0000
A/D status/control (ADSTAT)
$0009 COCO ADRC ADON
0
CH3
CH2
CH1
CH0 0000 0000
Pulse length modulation A (PLMA)
$000A
0000 0000
Pulse length modulation B (PLMB)
$000B
0000 0000
Miscellaneous
$000C POR(1) INTP
INTN
INTE
SFA
SFB
SM
WDOG
(2)
?001 000?
SCI baud rate (BAUD)
$000D
SPC1 SPC0 SCT1 SCT0 SCT0 SCR2 SCR1 SCR0 00uu uuuu
SCI control 1 (SCCR1)
$000E
R8
T8
M
WAKE CPOL CPHA LBCL uuuu uuuu
SCI control 2 (SCCR2)
$000F
TIE
TCIE
RIE
ILIE
TE
RE
RWU
SBK 0000 0000
SCI status (SCSR)
$0010
TDRE
TC
RDRF IDLE
OR
NF
FE
1100 000u
SCI data (SCDR)
$0011
0000 0000
Timer control (TCR)
$0012
ICIE
OCIE
TOIE FOLV2 FOLV1 OLV2 IEDG1 OLVL1 0000 00u0
Timer status (TSR)
$0013
ICF1
OCF1
TOF
ICF2
OCF2
uuuu uuuu
Input capture high 1
$0014
Undefined
Input capture low 1
$0015
Undefined
Output compare high 1
$0016
Undefined
Output compare low 1
$0017
Undefined
Timer counter high
$0018
1111 1111
Timer counter low
$0019
1111 1100
Alternate counter high
$001A
1111 1111
Alternate counter low
$001B
1111 1100
Input capture high 2
$001C
Undefined
Input capture low 2
$001D
Undefined
Output compare high 2
$001E
Undefined
Output compare low 2
$001F
Undefined
(1) This bit is set each time there is a power-on reset.
(2) The state of the WDOG bit after reset is dependent upon the mask option selected; 1=watchdog enabled, 0=watchdog disabled.