- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3977 > MC68HC000IEI16R (Freescale Semiconductor)IC MPU 32BIT 16MHZ 68-PLCC PDF資料下載
參數(shù)資料
| 型號： | MC68HC000IEI16R |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 94/189頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT 16MHZ 68-PLCC |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 16MHz |
| 電壓： | 3.3V，5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 68-PLCC（25x25） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當(dāng)前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
A- 2
M68000 8-/16-/32-BIT MICROPROCESSORS USER’S MANUAL
MOTOROLA
1. Fetch the MOVE instruction.
2. Fetch the DBEQ instruction.
3. Read the operand at the address in A0.
4. Write the operand at the address in A1.
5. Fetch the displacement word of the DBEQ instruction.
Of these five bus cycles, only two move the data. However, the MC68010 has a two-word
prefetch queue in addition to the one-word instruction decode register. The loop mode
uses the prefetch queue and the instruction decode register to eliminate the instruction
fetch cycles. The processor places the MOVE instruction in the instruction decode register
and the two words of the DBEQ instruction in the prefetch queue. With no additional
opcode fetches, the processor executes these two instructions as required to move the
entire block or to move all nonzero words that precede a zero.
The MC68010 enters the loop mode automatically when the conditions for loop mode
operation are met. Entering the loop mode is transparent to the programmer. The
conditions are that the loop count and branch condition of the DBcc instruction must result
in looping, the branch displacement must be minus four, and the branch must be to a one-
word loop mode instruction preceding the DBcc instruction. The looped instruction and the
first word of the DBcc instruction are each fetched twice when the loop is entered. When
the processor fetches the looped instruction the second time and determines that the
looped instruction is a loop mode instruction, the processor automatically enters the loop
mode, and no more instruction fetches occur until the count is exhausted or the loop
condition is true.
In addition to the normal termination conditions for the loop, several abnormal conditions
cause the MC68010 to exit the loop mode. These abnormal conditions are as follows:
Interrupts
Trace Exceptions
Reset Operations
Bus Errors
Any pending interrupt is taken after each execution of the DBcc instruction, but not after
each execution of the looped instruction. Taking an interrupt exception terminates the loop
mode operation; loop mode operation can be restarted on return from the interrupt
handler. While the T bit is set, a trace exception occurs at the end of both the looped
instruction and the DBcc instruction, making loop mode unavailable while tracing is
enabled. A reset operation aborts all processing, including loop mode processing. A bus
error during loop mode operation is handled the same as during other processing;
however, when the return from exception (RTE) instruction continues execution of the
looped instruction, the three-word loop is not fetched again.
Table A-1 lists the loop mode instructions of the MC68010. Only one-word versions of
these instructions can operate in the loop mode. One-word instructions use the three
address register indirect modes: (An), (An)+, and –(An).
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7016L15G | IC SRAM 144KBIT 15NS 68PGA |
| IDT70V9289L6PRF | IC SRAM 1MBIT 6NS 128TQFP |
| IDT70V3579S4BCG | IC SRAM 1.125MBIT 4NS 256BGA |
| IDT70V3579S4BC | IC SRAM 1.125MBIT 4NS 256BGA |
| IDT70V3389S4BCG | IC SRAM 1.125MBIT 4NS 256BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC000IFN16R2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC000P10 | 制造商:Motorola Inc 功能描述: |
| MC68HC000P12 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Addendum to M68000 User Manual |
| MC68HC000P16 | 制造商:Motorola Inc 功能描述: |
| MC68HC000P20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Addendum to M68000 User Manual |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。