20" />
參數(shù)資料
型號(hào): MC68HC000FN16
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 60/189頁(yè)
文件大小: 0K
描述: IC MPU 32BIT 16MHZ 68-PLCC
標(biāo)準(zhǔn)包裝: 18
系列: M680x0
處理器類型: M680x0 32-位
速度: 16MHz
電壓: 3.3V,5V
安裝類型: 表面貼裝
封裝/外殼: 68-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 68-PLCC(25x25)
包裝: 管件
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)
10-12
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
MOTOROLA
Num
Characteristic
8 MHz*
10 MHz*
12.5 MHz*
16.67 MHz
12F
16 MHz
20 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
475
Asynchronous Input Setup
Time
10
10
10
10
5—
5—ns
482,3
BERR Asserted to DTACK
Asserted
20
20
20
10
10
10
ns
482,3,5 DTACK Asserted to BERR
Asserted (MC68010 Only)
—80—55
—35——
——
ns
499
AS, DS, Negated to E Low
-70
70
-55
55
-45
45
-35
35
-35
35
–30
30
ns
50
E Width High
450
350
280
220
220
190
ns
51
E Width Low
700
550
440
340
340
290
ns
53
Data-Out Hold from Clock
High
0—
0—ns
54
E Low to Data-Out Invalid
30
20
15
10
10
5
ns
55
R/ W Asserted to Data Bus
Impedance Change
30
20
10
—0
ns
564
HALT ( RESET Pulse Width
10
10
10
10
10
10
clks
57
BGACK Negated to AS, DS ,
R/ W Driven
1.5
1.5
1.5
1.5
1.5
1.5
clks
57A
BGACK Negated to FC, VMA
Driven
1
1
1
1
1
1
clks
587
BR Negated to AS , DS, R/ W
Driven
1.5
1.5
1.5
1.5
1.5
1.5
clks
58A7
BR Negated to FC, AS Driven
1
1
1
1
1
1
clks
*These specifications represent improvement over previously published specifications for the 8-, 10-, and 12.5-MHz
MC68000 and are valid only for product bearing date codes of 8827 and later.
** This frequency applies only to MC68HC000 and MC68HC001.
NOTES:
1. For a loading capacitance of less than or equal to 50 pF, subtract 5 ns from the value given in the maximum
columns.
2. Actual value depends on clock period.
3. If #47 is satisfied for both DTACK and BERR , #48 may be ignored. In the absence of DTACK , BERR is an
asynchronous input using the asynchronous input setup time (#47).
4. For power-up, the MC68000 must be held in the reset state for 100 ms to allow stabilization of on-chip
circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the
processor.
5. If the asynchronous input setup time (#47) requirement is satisfied for DTACK, the DTACK asserted to data
setup time (#31) requirement can be ignored. The data must only satisfy the data-in to clock low setup time
(#27) for the following clock cycle.
6. When AS and R/W are equally loaded (
±20;pc), subtract 5 ns from the values given in these columns.
7. The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before
asserting BGACK.
8. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may
be reasserted.
9. The falling edge of S6 triggers both the negation of the strobes ( AS and DS ) and the falling edge of E. Either
of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the
absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of E.
10. 245 ns for the MC68008.
11. 50 ns for the MC68008
12. 50 ns for the MC68008.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
IDT70V9369L6PF IC SRAM 288KBIT 6NS 100TQFP
IDT7008S55J8 IC SRAM 512KBIT 55NS 84PLCC
MC68360EM25K IC MPU QUICC 25MHZ 240-FQFP
HSM28DREF CONN EDGECARD 56POS .156 EYELET
FMC35DREI-S13 CONN EDGECARD 70POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC000FN16R2 功能描述:IC MPU 32BIT 16MHZ 68-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MC68HC000FN20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Addendum to M68000 User Manual
MC68HC000FN8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Addendum to M68000 User Manual
MC68HC000FN8R2 制造商:Rochester Electronics LLC 功能描述:16-BIT MPU - Bulk
MC68HC000IEI16 功能描述:微處理器 - MPU 16-BIT MPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324