- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4012 > MC68EC030FE40C (Freescale Semiconductor)IC MPU 32BIT ENHANCED 132-CQFP PDF資料下載
參數(shù)資料
| 型號： | MC68EC030FE40C |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 8/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT ENHANCED 132-CQFP |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 40MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-BCQFP |
| 供應(yīng)商設(shè)備封裝： | 132-CQFP（24x24） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
1 6
MC68EC030 TECHNICAL DATA
MOTOROLA
EXCEPTION PROCESSING SEQUENCE
Exception processing occurs in four steps. During the first step, an internal copy is made of the status
register. After the copy is made, the special controller state bits in the status register are changed. The S-
bit is set, putting the controller into the supervisor state. Also, the T1 and T0 bits are negated, allowing
the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the
interrupt priority mask is also updated.
In the second step, the vector number of the exception is determined. For interrupts, the vector number
is obtained by a controller read that is classified as an interrupt acknowledge cycle. For coprocessor-
detected exceptions, the vector number is included in the coprocessor exception primitive response.
For all other exceptions, internal logic provides the vector number. This vector number is then used to
generate the address of the exception vector.
The third step is to save the current controller status. The exception stack frame is created and filled on
the current supervisor stack. To minimize the amount of machine state that is saved, various stack frame
sizes are used to contain the controller state, depending on the type of exception and where it occurred
during instruction execution. If the exception is an interrupt and the M-bit is set, the M-bit is then cleared,
and the short four-word exception stack frame that is saved on the master stack is also saved on the
interrupt stack. If the exception is a reset, the M-bit is simply cleared, and the reset vector is accessed.
The MC68EC030 provides the same extensions to the exception stacking process as the MC68020,
MC68030, and MC68040. If the M-bit is set, the master stack pointer (MSP) is used for all task-related
exceptions. When a nontask-related exception occurs (i.e., an interrupt), the M bit is cleared, and the
interrupt stack pointer (ISP) is used. This feature allows all the task's stack area to be carried within a single
controller control block, and new tasks can be initiated by simply reloading the MSP and setting the M-bit.
The fourth and last step of exception processing is the same for all exceptions. The exception vector
offset is determined by multiplying the vector number by four. This offset is then added to the contents of
the vector base register (VBR) to determine the memory address of the exception vector. The new
program counter is fetched from the exception vector. The instruction at the address given in the
exception vector is fetched, and normal instruction decoding and execution is started.
STATUS and REFILL
The MC68EC030 provides the
STATUS and REFILL signals to identify internal microsequencer activity
associated with the processing of data pipelined in the pipeline. Since bus cycles are independently
controlled and scheduled by the bus controller, information concerning the processing state of the
microsequencer is not available by monitoring bus signals by themselves. The internal activity identified
by the
STATUS and REFILL signals include instruction boundaries, some exception conditions, when
the microsequencer has halted, and instruction pipeline refills.
STATUS and REFILL track only the
internal microsequencer activity and are not directly related to bus activity.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68360EM25L | IC MPU QUICC 25MHZ 240-FQFP |
| MC68302FC16C | IC MPU MULTI-PROTOCOL 132-PQFP |
| MC68302CFC16C | IC MPU MULTI-PROTOCOL 132-PQFP |
| IDT70V07L55J | IC SRAM 256KBIT 55NS 68PLCC |
| IDT7007L55J | IC SRAM 256KBIT 55NS 68PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC030FE40C | 制造商:Freescale Semiconductor 功能描述:Microprocessor |
| MC68EC030RP25B | 制造商:Motorola Inc 功能描述:68EC030RP25B |
| MC68EC040 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:M68000-compatible, high-performance, 32-bit microprocessors |
| MC68EC040BRC33A | 制造商:Motorola Inc 功能描述: |
| MC68EC040E25A | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。