- 您現(xiàn)在的位置：買賣IC網 > PDF目錄371044 > MC68360CFE25 (MOTOROLA INC) QUad Integrated Communications Controller Users Manual PDF資料下載
參數資料
| 型號： | MC68360CFE25 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | QUad Integrated Communications Controller Users Manual |
| 中文描述： | 32-BIT, 25 MHz, RISC MICROCONTROLLER, CQFP240 |
| 封裝： | CERAMIC, QFP-240 |
| 文件頁數： | 12/28頁 |
| 文件大小： | 159K |
| 代理商： | MC68360CFE25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
12
MC68360 USER’S MANUAL ERRATA
MOTOROLA
17. Missing Note on Transmission on Demand.
One page 7-121, section 7.10.5, the following note should be added at the bottom of the
page:
The first bit of the frame will typically be clocked out 5-6 bit times after TOD has been set to
one.
18. Missing Last Step for SCC Initialization.
One page 7-129, section 7.10.9, add the following last step when initializing an SCC:
15. Setup buffer descriptors including control bits as required by the respective protocol ;
clear status bits by writing with zero.
19. Missing Note on Disable Receiver while Transmitting.
On page 7-158, the following note should be added after the description of DRT bit:
User should set the preamble bit in the transmit buffer descriptor if the QUICC is being
used in multi-drop UART mode.
Also on page 7-158, the following note should be added after the description of SYN
(Synchronous Mode) bit.
NOTE.
RINV bit in the GSMR must be cleared if synchronous UART
mode is selected.
20. Missing bits in HDLC mode register.
On page 7-178, the following bit definition was missing from the manual.
Bit 2 – BPM (HDLC BUS Priority Mode)
This bit determines the number of idle bits needed to be counted prior to a frame trans-
mission after a successful transmission.
0 = 10 bits
1 = 9 bits
Bit 1 – BCM (HDLC BUS Collision Sense Mode)
This bit determines the sample point of collision detection.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68360CRC25 | QUad Integrated Communications Controller Users Manual |
| MC68360FE25 | QUad Integrated Communications Controller Users Manual |
| MC68360FE25V | QUad Integrated Communications Controller Users Manual |
| MC68360FE33 | QUad Integrated Communications Controller Users Manual |
| MC68360RC25 | QUad Integrated Communications Controller Users Manual |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68360CRC25 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:QUad Integrated Communications Controller Users Manual |
| MC68360CRC25L | 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68360CVR25L | 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68360CVR25LR2 | 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68360CZP25L | 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應商設備封裝:783-FCPBGA（29x29） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。