參數(shù)資料
型號: MC68341FT25
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: Integrated Processor Users Manual
中文描述: MICROPROCESSOR, PQFP16
封裝: PLASTIC, QFP-160
文件頁數(shù): 14/21頁
文件大?。?/td> 133K
代理商: MC68341FT25
MOTOROLA
MC68341 USER’S MANUAL ADDENDUM
13
51. Single Address Enable
6-33 SE-Single Address Enable: The note “used for intermodule DMA” should be for the SE=1 case. The
68341 does not support intermodule single address transfers, so the SE bit should always be programmed to
“0”.
52. Code Examples - Immediate Addressing Mode
On pages 6-40 through 6-44 make the following change as shown for each occurrence of SARADD, DARADD,
and NUMBYTE (change to immediate addressing mode for source operand):
MOVE.L SARADD,DMASAR1(A0) should be MOVE.L #SARADD,DMASAR1(A0).
MOVE.L DARADD,DMADAR1(A0) should be MOVE.L #DARADD,DMADAR1(A0).
MOVE.L NUMBYTE,DMABTC1(A0) should be MOVE.L #NUMBYTE,DMABTC1(A0).
53. Serial Oscillator Problems with DMA activity
Add to the Crystal Input or External Clock (X1) section on page 7-5: A high DREQ1 request rate (greater than
1MHz) with excessive undershoot on DREQ1 can result in internal signal coupling to the serial module oscil-
lator X1 pin, damping out oscillation. Avoid routing DREQ1 near the serial oscillator external components, and
use termination techniques such as series termination of the DREQ1 driver (start with 33
of the signal and accompanying undershoot.
) to limit edge rate
54. Additional Note on RTSx operation details
Add to the RTSA and RTSB descriptions on page 7-6: The RTSx outputs are active low signals - they drive a
logic “0” when set, and a logic “1” when cleared.
RTSx can be set (output logic level 0) by any of the following:
Writing a “1” to the corresponding bit in the OPSET register $71E
Issuing an “Assert RTS” command using command register CR
If RxRTS=1, set by receiver FIFO transition from FULL to not-FULL
RTSx can be cleared (output logic level 1) by any of the following:
Hardware reset of the serial module
Writing a “1” to the corresponding bit in the OPRESET register $71F
Issuing a “Negate RTS” command using command register CR
If RxRTS=1, cleared by receiver FIFO transition from not-FULL to FULL
If TxRTS=1, cleared by completion of last character, including transmission of stop bits
55. Serial Frequency Restriction
On page 7-8, place the following notes at the end of
Section 7.3.1 Baud Rate Generator
:
The current implementation of the serial module restricts the minimum CLKOUT frequency at which the baud
rate generators can be used to approximately 8.3MHz. Operation below this frequency results in a synchro-
nized internal clock which is at a lower frequency than the X1 input, which then results in incorrect baud rates.
One method to extend the minimum CLKOUT frequency is to reduce the X1 frequency by powers of 2 as
shown in the table below. The corresponding baud rates selected by the clock select register programming are
相關(guān)PDF資料
PDF描述
MC68341UMAD Integrated Processor Users Manual
MC68341 Integrated Processor Users Manual
MC6835 8-BIT MPUS, 8-BIT MCUS, 8-BIT PERIPHERALS
MC6843 8-BIT MPUS, 8-BIT MCUS, 8-BIT PERIPHERALS
MC6844 8-BIT MPUS, 8-BIT MCUS, 8-BIT PERIPHERALS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68341UMAD 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Processor Users Manual
MC68349 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HIGH PERFORMANCE INTEGRATED PROCESSOR
MC68349FT25A 制造商:Motorola Inc 功能描述:
MC68349V 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HIGH PERFORMANCE INTEGRATED PROCESSOR
MC6835 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-BIT MPUS, 8-BIT MCUS, 8-BIT PERIPHERALS