- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1948 > MC68306FC16B (Freescale Semiconductor)IC MPU INTEGRATED 132-PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68306FC16B |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 5/191頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU INTEGRATED 132-PQFP |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | M683xx |
| 處理器類(lèi)型： | M683xx 32-位 |
| 速度： | 16MHz |
| 電壓： | 5V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 132-BQFP 緩沖式 |
| 供應(yīng)商設(shè)備封裝： | 132-PQFP（24.13x24.13） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)
5- 12
MC68306 USER'S MANUAL
MOTOROLA
Figure 5-1 shows a method of expanding the number of chip selects in case more are
required for the application.
MC68306
74F138
ADDR
CS7
A0
A1
A2
E1
E3
E2
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
EXCS0 ($080XXX)
EXCS1 ($088XXX)
EXCS2 ($090XXX)
EXCS3 ($098XXX)
EXCS4 ($0A0XXX)
EXCS5 ($0A8XXX)
EXCS6 ($0B0XXX)
EXCS7 ($0B8XXX)
A15
A16
A17
A18
A19
CS0
CS1
CS2
CS3
CS4
CS5
CS6
AMODE
}
1 MBYTE ADDRESS
SPACE EACH
32 KBYTE ADDRESS
SPACE EACH
1
2
3
4
5
6
Figure 5-1. Chip Select Expansion
5.2.7 DRAM Control Registers
The DRAM address space decode mechanism is identical to the chip select mechanism.
Bank 0 has priority over bank 1, but all chip selects have priority over DRAM. The
MC68306 DRAM controller provides CAS-before-RAS refresh only. The refresh timer is a
programmable period counter that generates a refresh request every 16 to 4096 EXTAL
periods, programmable in 16 EXTAL period increments. Programming the refresh rate is
described in paragraph 5.2.7.1. When a refresh is pending, a refresh cycle is inserted at
the earliest availability of the RAS/CAS signals. Both banks and both bytes are refreshed
together.
The refresh timer is not affected by any reset, and refresh cycles will appear under reset.
The refresh timer is initialized by a write to the refresh rate register. When this register is
written, the first refresh occurs immediately, so the refresh rate should be programmed
after the DRAM configuration register DRDT bit. After power-up, the refresh rate register
value is random. If power consumption is critical, the refresh rate should be set as soon as
possible. In a system with soft-reset recovery, the hard/soft reset decision could take a
long time. A safe algorithm is to read the register first; if it contains the correct value, do
nothing. This will not disturb the timer, and the reset recovery can proceed at leisure.
Refresh stops only when the MC68306 is arbitrated off the bus. If the internal EC000 BG
signal is asserted while a refresh cycle is in progress, the external BG signal is delayed
until the refresh is complete. However, no refresh will occur during another master's
tenure of the bus if the BG or BGACK signals are recognized before a refresh cycle starts.
The task of DRAM refresh must be assumed by any other bus master. The refresh timer is
not suspended while the bus is arbitrated away, so a refresh cycle is likely when the
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68331CPV16 | IC MCU 32BIT 16MHZ 144-LQFP |
| MC68332ACPV25 | IC MCU 32-BIT 25MHZ A MASK |
| MC68334GCFC16 | IC MCU 16MHZ 1K RAM 132-PQFP |
| MC68340AG16EB1 | IC MPU W/DMA 16MHZ 144-LQFP |
| MC68340PV16VE | IC MCU 32BIT 16MHZ 144-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68306PV16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated EC000 Processor |
| MC68306PV20B | 制造商:Rochester Electronics LLC 功能描述:INTEGRATED EC000 MPU - Bulk |
| MC68307 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307AD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307UM | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。