參數(shù)資料
型號(hào)： MC68302FC20CR2
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝： 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件頁數(shù)： 67/128頁
文件大小： 641K
代理商： MC68302FC20CR2
ETHERNET Controller
4-4
MC68EN302 REFERENCE MANUAL
MOTOROLA
This read only field is the buffer descriptor number that was being accessed when a bus
error occurred. See 4.1.5 Interrupt Event Register (INTR_EVENT) for a description of the
bus error handling.
Bit 8—Reserved. Should be written to zero by the host processor. This bit is always read as
zero.
BDSIZE1-0—Buffer descriptor size. (R/W)
00 = 8 transmit buffer descriptors, 120 receive buffer descriptors
01 = 16 transmit buffer descriptors, 112 receive buffer descriptors
10 = 32 transmit buffer descriptors, 96 receive buffer descriptors
11 = 64 transmit buffer descriptors, 64 receive buffer descriptors
BDSIZE controls the allocation of the44 128 on-chip buffer descriptors between the
transmit and receive operations. Typical implementations will set BDSIZE(1–0) to 01
allowing 16 transmit buffer descriptors and 112 receive descriptors.
TSRLY—Transmit start early. (R/W)
TSRLY controls when the transmission of a frame will begin. Typical applications will set
TSRLY to 0.
0 = Frames do not begin transmitting until the transmit FIFO has only WMRK bytes
available (empty), where WMRK ranges from 96 to 120 bytes.
1 = The frame will begin transmitting after the WMRK number of bytes have been
written to the transmit FIFO where WMRK ranges from 8 to 32 bytes. This requires
low bus latency to avoid transmit FIFO underrun.
WMRK1–0—FIFO Watermark. (R/W)
00 = 8 FIFO bytes present or available
01 = 16 FIFO bytes present or available
10 = 24 FIFO bytes present or available
11 = 32 FIFO bytes present or available
The FIFO Watermark is used to control the start of a DMA burst. In the receive direction, the
DMA state machine waits for either an end-of-frame (EOF) or a WMRK number of bytes to
be in the receive FIFO prior to beginning a DMA burst of data out of the MC68EN302 to the
host bus. In the transmit direction, the DMA state machine waits for WMRK number of bytes
TSRLY
WMRK<1:0>
BYTES IN TRANSMIT FIFO AT
START OF TRANSMISSION
0
00
120
001
112
0
10
104
011
96
100
8
101
16
110
24
111
32
相關(guān)PDF資料
PDF描述
MC68302FC16CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68LC302PU20CT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302PV25BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302PV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68302FC25 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual
MC68302FC25C 功能描述:IC MPU MULTI-PROTOCOL 132-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
MC68302FE16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
MC68302FE16C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
MC68302FE20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*