參數(shù)資料
型號： MC68040
廠商： Motorola, Inc.
英文描述： Errata and Added Information to MC68360 Quad Integrated Communication Controller User Manual Rev 1
中文描述： 勘誤表和新增的資料MC68360四綜合通信控制器用戶手冊修訂1
文件頁數(shù)： 3/28頁
文件大?。?/td> 159K
代理商： MC68040
MOTOROLA
MC68360 USER’S MANUAL ERRATA
3
are not correct, the correct text is below.
“The equations of the byte write enables for 32-bit port (DPS/SPS set to 32 bit) are as
follows:”
“The equations of the byte write enables for 16-bit port (DPS/SPS set to 16 bit) are as
follows:”
Also in the same section the first sentence of the note:
“Note that the WE signals are not affected by dynamic bus sizing.” is not correct and should
be removed.
2. Error in slave mode bus arbitration diagram.
On page 4-56, figure 4-38 an arrow head and text was missing.
The line top line between “QUICC waiting for bus, BR asserted” and “IDLE” state should
have an arrow head facing the IDLE state.
Also on the same figure, the Idle state should have a test of “BG Negated” under the text of
“BR Negated”.
3. Power on reset operation
On page 4-65, the note “User should make sure the ramp up time of Vcc never be faster
than 4mSec to ensure proper power on reset sequence. “This restriction has been removed
and the note should be deleted.
NOTE for Rev C.0
Due to a problem with Revision C.0 of the QUICC (masks
0E63C and 0F15W), a 4ms minimum Vcc ramp-up specification
was added. Characterization of Revision C.1 QUICCs (masks
1E68C and 0E68C) has demonstrated that this specification is
no longer necessary.
Users of Revision C.0 QUICCs should remain aware of this po-
tential problem source. Revision C.0 QUICCs used in systems
with very fast ramp-up times may experience problems at pow-
er-on reset. When the problem occurs, the QUICC never comes
out of reset and no bus activity occurs (similar to latch-up, but
without the high current drain). If the problem occurs, the only
solution is powering the device down and reapplying power (i.e.
another power-on reset).
Hardware reset (RESETH) will not solve the problem.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
MC68360 32-Bit Microprocessor(32位微處理器)
MC6840 Programmable Timer Module(PTM)
MC68440 Dual-Channel Direct Memory Access Controller
MC6845 MOS(N-Channel, Silicon-Gate)
MC68488 GENERAL PURPOSE INTERFACE ADAPTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68040FE25A 功能描述:微處理器 - MPU 32B W/ CACHE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68040FE25V 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68040FE33A 功能描述:微處理器 - MPU 32B W/ CACHE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68040FE33V 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68040FE40A 功能描述:微處理器 - MPU 32B W/ CACHE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*