參數(shù)資料
型號: MC56F8146VFV
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 數(shù)字信號處理
英文描述: 16-BIT, 120 MHz, OTHER DSP, PQFP144
封裝: LQFP-144
文件頁數(shù): 54/178頁
文件大?。?/td> 880K
代理商: MC56F8146VFV
Crystal Oscillator Timing
56F8346 Technical Data, Rev. 15
Freescale Semiconductor
147
Preliminary
10.7 Crystal Oscillator Timing
10.8 External Memory Interface Timing
The External Memory Interface is designed to access static memory and peripheral devices. Figure 10-4
shows sample timing and parameters that are detailed in Table 10-16.
The timing of each parameter consists of both a fixed delay portion and a clock related portion, as well as
user controlled wait states. The equation:
t = D + P * (M + W)
should be used to determine the actual time of each parameter. The terms in this equation are defined as:
When using the XTAL clock input directly as the chip clock without prescaling (ZSRC selects prescaler
clock and prescaler is set to ÷ 1), the EMI quadrature clock is generated using both edges of the EXTAL
clock input. In this situation only, parameter values must be adjusted for the duty cycle at XTAL. DCAOE
3. This is the minimum time required after the PLL set up is changed to ensure reliable operation.
Table 10-15 Crystal Oscillator Parameters
Characteristic
Symbol
Min
Typ
Max
Unit
Crystal Start-up time
TCS
45
10
ms
Resonator Start-up time
TRS
0.1
0.18
1
ms
Crystal ESR
RESR
——
120
ohms
Crystal Peak-to-Peak Jitter
TD
70
250
ps
Crystal Min-Max Period Variation
TPV
0.12
1.5
ns
Resonator Peak-to-Peak Jitter
TRJ
——
300
ps
Resonator Min-Max Period Variation
TRP
——
300
ps
Bias Current, high-drive mode
IBIASH
—250
290
μA
Bias Current, low-drive mode
IBIASL
—80
110
μA
Quiescent Current, power-down mode
IPD
—0
1
μA
t
= Parameter delay time
D
= Fixed portion of the delay, due to on-chip path delays
P
= Period of the system clock, which determines the execution rate of the part
(i.e., when the device is operating at 60MHz, P = 16.67 ns)
M
= Fixed portion of a clock period inherent in the design; this number is adjusted to account
for possible derating of clock duty cycle
W
= Sum of the applicable wait state controls. The “Wait State Controls” column of
Table 10-16 shows the applicable controls for each parameter and the EMI chapter of the
56F8300 Peripheral User Manual details what each wait state field controls.
相關(guān)PDF資料
PDF描述
MC56F8167VPYE 16-BIT, 120 MHz, OTHER DSP, PQFP160
MC56F8367VVFE 16-BIT, 120 MHz, OTHER DSP, PBGA160
MC56F8367VVF 16-BIT, 120 MHz, OTHER DSP, PBGA160
MC56F8367MPYE 16-BIT, 120 MHz, OTHER DSP, PQFP160
MC56F8167VPY 16-BIT, 120 MHz, OTHER DSP, PQFP160
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC56F8146VFVE 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16 BIT HYBRID CONTROLLER RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
MC56F8147 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
MC56F8147VPY 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC56F8147VPYE 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16 BIT HYBRID CONTROLLER RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
MC56F8147VVFE 功能描述:IC DGTL SIGNAL CTLR 160-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:56F8xxx 標準包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設(shè)備:- 輸入/輸出數(shù):32 程序存儲器容量:8KB(8K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285