
Analog Integrated Circuit Device Data
54
Freescale Semiconductor
33742
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Figure 30. HS Operation When Cyclic Sense Is Selected
LOW POWER CONTROL REGISTER (LPC)
Tables 36 through
40 contain the Low Power Control Register information. The LPC register controls:
The state of HS in Stop and Sleep modes (HS permanently OFF or HS cyclic).
Enable or disable of the forced wake-up function (SBC automatic wake-up after time spent in Sleep or Stop modes; time is
defined by the TIM2 sub register).
Enable or disable the sense of the wake-up inputs (Lx) at the sampling point of the Cyclic Sense period (LX2HS bit). (Refer to
up operation.
The LPC register also reports the CANH and RXD diagnostic.
Table 34. TIM2 Timing and CANL Failure Diagnostic Register
TIM2
R/W
D3
D2
D1
D0
$101b
W
1
CSP2
CSP1
CSP0
R
CANL2VDD
CANL2BAT
CANL2GND
TXPD
Reset Value
–
0
Reset Condition (Write
)(64)–
POR, RESET
Notes
64.
Table 35. TIM2 Control Bits
CSP2
CSP1
CSP0
Cyclic Sense Timing (ms)
Parameter
0
4.6
Cyclic Sense/FWU Timing 1
0
1
9.25
Cyclic Sense/FWU Timing 2
0
1
0
18.5
Cyclic Sense/FWU Timing 3
0
1
37
Cyclic Sense/FWU Timing 4
1
0
74
Cyclic Sense/FWU Timing 5
1
0
1
95.5
Cyclic Sense/FWU Timing 6
1
0
191
Cyclic Sense/FWU Timing 7
1
388
Cyclic Sense/FWU Timing 8
Cyclic Sense Timing, OFF Time
time
HS
Sample
10
s
HS OFF
HS ON
Lx Sampling Point
Cyclic Sense Timing,
ON Time