MC14526B
http://onsemi.com
4
SWITCHING CHARACTERISTICS (CL = 50 pF, TA = 25_C) (Note 5) Characteristic
Symbol
VDD
Min
Typ
Max
Unit
Output Rise and Fall Time
tTLH, tTHL = (1.5 ns/pF) CL + 25 ns
tTLH, tTHL = (0.75 ns/pF) CL + 12.5 ns
tTLH, tTHL = (0.55 ns/pF) CL + 9.5 ns
tTLH,
tTHL
5.0
10
15
100
50
40
200
100
80
ns
Propagation Delay Time (Inhibit Used as Negative
Edge Clock)
Clock or Inhibit to Q
tPLH, tPHL = (1.7 ns/pF) CL + 465 ns
tPLH, tPHL = (0.66 ns/pF) CL + 197 ns
tPLH, tPHL = (0.5 ns/pF) CL + 135 ns
Clock or Inhibit to “0”
tPLH, tPHL = (1.7 ns/pF) CL + 155 ns
tPLH, tPHL = (0.66 ns/pF) CL + 87 ns
tPLH, tPHL = (0.5 ns/pF) CL + 65 ns
tPLH,
tPHL
5.0
10
15
550
225
160
1100
450
320
ns
5.0
10
15
240
130
100
480
260
200
Propagation Delay Time
Pn to Q
tPLH,
tPHL
5.0
10
15
260
120
100
520
240
200
ns
Propagation Delay Time
Reset to Q
tPHL
5.0
10
15
250
110
80
500
220
160
ns
Propagation Delay Time
Preset Enable to “0”
tPHL,
tPLH
5.0
10
15
220
100
80
440
200
160
ns
Clock or Inhibit Pulse Width
tw
5.0
10
15
250
100
80
125
50
40
ns
Clock Pulse Frequency (with PE = low)
fmax
5.0
10
15
2.0
5.0
6.6
1.5
3.0
4.0
MHz
Clock or Inhibit Rise and Fall Time
tr,
tf
5.0
10
15
15
5
4
ms
Setup Time
Pn to Preset Enable
tsu
(Figure 1)
5.0
10
15
90
50
40
15
10
ns
Hold Time
Preset Enable to Pn
th
(Figure 2)
5.0
10
15
30
– 15
– 5
0
ns
Preset Enable Pulse Width
tw
(Figure 3)
5.0
10
15
250
100
80
125
50
40
ns
Reset Pulse Width
tw
5.0
10
15
350
250
200
175
125
100
ns
Reset Removal Time
trem
5.0
10
15
10
20
30
– 110
– 30
– 20
ns
5. The formulas given are for the typical characteristics only at 25_C.
6. Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance.