- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369897 > MC141541 (Motorola, Inc.) Enhanced Monitor On-Screen Display PDF資料下載
參數(shù)資料
| 型號(hào)： | MC141541 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Enhanced Monitor On-Screen Display |
| 中文描述： | 增強(qiáng)顯示器屏幕顯示 |
| 文件頁(yè)數(shù)： | 6/16頁(yè) |
| 文件大?。?/td> | 314K |
| 代理商： | MC141541 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
MC141541
6
MOTOROLA
Figure 5. Segment Address Structure
Basically, the transmission format is very similar to that for
display RAM or control registers. The major difference is to
replace the row and column address with segment address
and line address, respectively. After the proper identification
by the receiving device, a data train of arbitrary length is
transmitted from the master.
There are three transmission formats, from (a) to (c) as
stated below. The data train in each sequence consists of
segment adress (S), line address (L), and font information (I),
as shown in Figure 6. In format (a), each font information
data has to be preceded with the corresponding segment ad-
dress and line address. This format is particularly suitable for
updating small portions of font patterns. However, if the cur-
rent information byte has the same segment address as the
one before, format (b) is recommended.
Figure 6. Data Packet
SEG ADDRESS
LINE ADDRESS
INFORMATION
X
X
X
D4 D3 D2 D1 D0
NOTE: X means don’t care bit and D means valid data bit.
For a new font pattern change which requires a massive
information update, or during power–up, most of the segment
and column address on either format (a) or (b) will appear to
be redundant. A more efficient data transmission format (c)
should be applied. It sends the character RAM starting seg-
ment and line addresses only once, and then treats all sub-
sequent data as font information. The segment and line
addresses will be automatically incremented internally for
each RAM font data from the starting location.
The data transmission formats are:
(a) S – > L– > I – > S – > L – > I – > . . . . . . . . .
(b) S – > L – > I – > L – > I – > L – > I. . . . . . .
(c) S – > L – > I – > I – > I – > . . . . . . . . . . . . .
To differentiate the segment address from row and line ad-
dresses when transferring data, Bit 7 (MSB) and Bit 6 are
set, as in Figure 7, to ‘11’ to represent segment address, or
‘00’ to represent line address in format (a) or (b), or ‘01’ to
represent line address in format (c). However, there is some
limitation on using mixed formats during a single transmis-
sion. It is permissible to change the format from (a) to (b), or
from (a) to (c), or from (b) to (a), but not from (c) back to (a) or
(b).
Figure 7. Segment and Line Address Bit Patterns
SEG
LINE
X
X
D
D
D
D
D
D
D
D
X
X
1
0
1
0
a, b
a, b, c
MEMORY MANAGEMENT
Inside this chip there are three kinds of RAM: display
RAM, control registers, and character RAM. Display RAM
and control registers are addressed with row and column
(coln) number in sequence, while the character RAM is ad-
dressed with segment and line number. The transmission
format is described in the
Data Transmission Formats
sec-
tion. In addition to the eight RAM fonts numbered from $00 to
$07, 120 masked ROM fonts numbered from $08 to $7F are
also built in to this chip.
Display RAM and Control Registers
The spaces between Row 0 and Coln 0 to Row 9 and Coln
23 are called display registers, and each contains a charac-
ter RAM/ROM number corresponding to a display location on
the monitor screen. Every data row is associated with two
control registers, located at Coln 30 and 31 of their respec-
tive rows, that control the character display format for that
row. In addition, three window control registers for each of
three windows, together with three frame control registers,
occupy the first 13 columns of Row 10.
DISPLAY REGISTERS
COLUMN
29 30
31
0
0
9
R
R
WINDOW 1 WINDOW 2
FRAME CRTL REG
WINDOW 3
10
23 24...
WINDOW AND FRAME CONTROL REGISTERS
Figure 8. Memory Map
R
The user should handle the internal RAM address location
with care, especially those rows with double length alphanu-
meric symbols. For example, if Row n is destined to be
double height on the memory map, the data displayed on
screen Rows n and n+1 will be represented by the data con-
tained in the memory address of Row n only. The data of the
next Row n+1 on the memory map will appear on the screen
as n+2 and n+3 row space, and so on. Hence, it is not neces-
sary to load a row of blank data to compensate for the double
row. The user should minimize excessive rows of data in
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC141543P | Floating Point Digital Signal Processor, Military 429-CFCBGA -55 to 115 |
| MC141543 | Advanced Monitor On-Screen Display |
| MC141585 | Rad-Tolerant Class V, Floating Point Digital Signal Processor 429-CFCBGA -55 to 115 |
| MC14161B | SYNCHRONUS PRESETTABLE 4-BIT COUNTERS |
| MC14160BD | SYNCHRONUS PRESETTABLE 4-BIT COUNTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC141541P | 制造商:Panasonic Industrial Company 功能描述:IC |
| MC141542P2A | 制造商:Freescale Semiconductor 功能描述:GRAPHIC MONITOR - Rail/Tube |
| MC141542P2C | 制造商:Freescale Semiconductor 功能描述:GRAPHIC MONITOR - Rail/Tube |
| MC141555DW3 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC141585DWE | 功能描述:IC LCD MONITOR OSD 16-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。