
Semiconductor Components Industries, LLC, 2013
April, 2013 Rev. 10
1
Publication Order Number:
MC14007UB/D
MC14007UB
Dual Complementary Pair
Plus Inverter
The MC14007UB multipurpose device consists of three NChannel
and three PChannel enhancement mode devices packaged to provide
access to each device. These versatile parts are useful in inverter
circuits, pulseshapers, linear amplifiers, high input impedance
amplifiers, threshold detectors, transmission gating, and functional
gating.
Features
Diode Protection on All Inputs
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Capable of Driving Two Lowpower TTL Loads or One Lowpower
Schottky TTL Load Over the Rated Temperature Range
PinforPin Replacement for CD4007A or CD4007UB
This device has 2 outputs without ESD Protection. Antistatic
precautions must be taken.
These Devices are PbFree and are RoHS Compliant
NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AECQ100
Qualified and PPAP Capable
MAXIMUM RATINGS (Voltages Referenced to VSS)
Symbol
Parameter
Value
Unit
VDD
DC Supply Voltage Range
0.5 to +18.0
V
Vin, Vout Input or Output Voltage Range
(DC or Transient)
0.5 to VDD +0.5
V
Iin, Iout
Input or Output Current
(DC or Transient) per Pin
±10
mA
PD
Power Dissipation, per Package
500
mW
TA
Ambient Temperature Range
55 to +125
°C
Tstg
Storage Temperature Range
65 to +150
°C
TL
Lead Temperature
(8 second Soldering)
260
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/°C from 65°C 5o 125°C.
See detailed ordering and shipping information in the package
dimensions section on page
6 of this data sheet.
ORDERING INFORMATION
11
12
13
14
8
9
10
5
4
3
2
1
7
6
GATEC
SPC
OUTC
DPA
VDD
DNA
SNC
SNB
GATEB
SPB
DPB
VSS
GATEA
DNB
PIN ASSIGNMENT
D = DRAIN
S = SOURCE
MARKING
DIAGRAMS
1
14
PDIP14
P SUFFIX
CASE 646
MC14007UBCP
AWLYYWWG
SOIC14
D SUFFIX
CASE 751A
1
14
14007UG
AWLYWW
A
= Assembly Location
WL, L
= Wafer Lot
YY, Y
= Year
WW, W = Work Week
G
= PbFree Indicator
http://onsemi.com