- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8106 > MC14001UBDR2G (ON Semiconductor)IC GATE NOR QUAD 2INPUT 14-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | MC14001UBDR2G |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC GATE NOR QUAD 2INPUT 14-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | 4000B |
| 邏輯類型： | 或非門 |
| 電路數(shù)： | 4 |
| 輸入數(shù)： | 2 |
| 電源電壓： | 3 V ~ 18 V |
| 電流 - 靜態(tài)（最大值）： | 1µA |
| 輸出電流高，低： | 3.5mA，8.8mA |
| 邏輯電平 - 低： | 1 V ~ 2.5 V |
| 邏輯電平 - 高： | 4 V ~ 12.5 V |
| 額定電壓和最大 CL 時(shí)的最大傳播延遲： | 80ns @ 15V，50pF |
| 工作溫度： | -55°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 供應(yīng)商設(shè)備封裝： | 14-SOICN |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 包裝： | 帶卷 (TR) |
Semiconductor Components Industries, LLC, 2013
April, 2013 Rev. 9
1
Publication Order Number:
MC14001UB/D
MC14001UB, MC14011UB
UB-Suffix Series
CMOS Gates
The UB Series logic gates are constructed with P and N channel
enhancement mode devices in a single monolithic structure
(Complementary MOS). Their primary use is where low power
dissipation and/or high noise immunity is desired. The UB set of
CMOS gates are inverting nonbuffered functions.
Features
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Linear and Oscillator Applications
Capable of Driving Two LowPower TTL Loads or One
LowPower Schottky TTL Load Over the Rated Temperature Range
Double Diode Protection on All Inputs
PinforPin Replacements for Corresponding CD4000 Series UB
Suffix Devices
These Devices are PbFree and are RoHS Compliant
NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AECQ100
Qualified and PPAP Capable
MAXIMUM RATINGS (Voltages Referenced to VSS)
Symbol
Parameter
Value
Unit
VDD
DC Supply Voltage Range
0.5 to +18.0
V
Vin, Vout
Input or Output Voltage Range
(DC or Transient)
0.5 to VDD + 0.5
V
Iin, Iout
Input or Output Current
(DC or Transient) per Pin
±10
mA
PD
Power Dissipation, per Package
(Note 1)
500
mW
TA
Ambient Temperature Range
55 to +125
°C
Tstg
Storage Temperature Range
65 to +150
°C
TL
Lead Temperature
(8Second Soldering)
260
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
highimpedance circuit. For proper operation, Vin and Vout should be constrained
to the range VSS v (Vin or Vout) v VDD.
Unused inputs must always be tied to an appropriate logic voltage level
(e.g., either VSS or VDD). Unused outputs must be left open.
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
ORDERING INFORMATION
MARKING
DIAGRAMS
1
14
PDIP14
P SUFFIX
CASE 646
MC140xxUBCP
AWLYYWWG
SOIC14
D SUFFIX
CASE 751A
1
14
140xxUG
AWLYWW
http://onsemi.com
xx
= Specific Device Code
A
= Assembly Location
WL, L
= Wafer Lot
YY, Y
= Year
WW, W = Work Week
G
= PbFree Package
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OSTTT090180 | TERM BLOCK PLUG 5.0MM 9POS |
| OSTOQ207550 | CONN TERM BLK HEADER 20POS 5MM |
| MC74LCX14DR2G | IC INV HEX SCHMT LV CMOS 14SOIC |
| OSTOQ207551 | CONN TERM BLK HEADER 20POS 5MM |
| OSTVK157250 | CONN TERM BLK HDR 15POS 5MM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14002B | 制造商:Motorola Inc 功能描述: |
| MC14002BAL | 制造商:Motorola Inc 功能描述:Logic Circuit, Dual 4-Input NOR, CMOS, 14 Pin, Ceramic, DIP |
| MC14002BBCBS | 制造商:Motorola Inc 功能描述:Logic Circuit, Dual 4-Input NOR, CMOS, 14 Pin, Ceramic, DIP |
| MC14002BCL | 制造商:Motorola Inc 功能描述:Logic Circuit, Dual 4-Input NOR, CMOS, 14 Pin, Ceramic, DIP |
| MC14002BCP | 制造商:Motorola Inc 功能描述:NOR Gate 2-Element 4-IN CMOS 14-Pin PDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。