- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369895 > MC14.LC5480 (Motorola, Inc.) 5V PCM Codec-Filter(5V PCM編碼濾波器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MC14.LC5480 |
| 廠商： | Motorola, Inc. |
| 元件分類： | Codec |
| 英文描述： | 5V PCM Codec-Filter(5V PCM編碼濾波器) |
| 中文描述： | 5V的PCM編解碼器，過濾器（5V的的PCM編碼濾波器） |
| 文件頁數(shù)： | 3/24頁 |
| 文件大?。?/td> | 417K |
| 代理商： | MC14.LC5480 |
MC14LC5480
MOTOROLA
3
PIN DESCRIPTIONS
POWER SUPPLY
VDD
Positive Power Supply (Pin 6)
This is the most positive power supply and is typically con-
nected to + 5 V. This pin should be decoupled to VSS with a
0.1
μ
F ceramic capacitor.
VSS
Negative Power Supply (Pin 15)
This is the most negative power supply and is typically
connected to 0 V.
VAG
Analog Ground Output (Pin 20)
This output pin provides a mid–supply analog ground reg-
ulated to 2.4 V. This pin should be decoupled to VSS with a
0.01
μ
F to 0.1
μ
F ceramic capacitor. All analog signal pro-
cessing within this device is referenced to this pin. If the au-
dio signals to be processed are referenced to VSS, then
special precautions must be utilized to avoid noise between
VSS and the VAG pin. Refer to the applications information in
this document for more information. The VAG pin becomes
high impedance when this device is in the powered down
mode.
CONTROL
Mu/A
Mu/A Law Select (Pin 16)
This pin controls the compression for the encoder and the
expansion for the decoder. Mu–Law companding is selected
when this pin is connected to VDD and A–Law companding is
selected when this pin is connected to VSS.
PDI
Power–Down Input (Pin 10)
This pin puts the device into a low power dissipation mode
when a logic 0 is applied. When this device is powered down,
all of the clocks are gated off and all bias currents are turned
off, which causes RO+, RO–, PO–, PO+, TG, VAG, and DT to
become high impedance. The device will operate normally
when a logic 1 is applied to this pin. The device goes through
a power–up sequence when this pin is taken to a logic 1
state, which prevents the DT PCM output from going low im-
pedance for at least two FST cycles. The filters must settle
out before the DT PCM output or the RO+ or RO– receive
analog outputs will represent a valid analog signal.
ANALOG INTERFACE
TI+
Transmit Analog Input (Non–Inverting) (Pin 19)
This is the non–inverting input of the transmit input gain
setting operational amplifier. This pin accommodates a differ-
ential to single–ended circuit for the input gain setting op
amp. This allows input signals that are referenced to the VSS
pin to be level shifted to the VAG pin with minimum noise.
This pin may be connected to the VAG pin for an inverting
amplifier configuration if the input signal is already refer-
enced to the VAG pin. The common mode range of the TI+
and TI– pins is from 1.2 V, to VDD minus 2 V. This is an FET
gate input. Connecting the TI+ pin to VDD will place this am-
plifier’s output (TG) into a high–impedance state, thus allow-
ing the TG pin to serve as a high–impedance input to the
transmit filter.
TI–
Transmit Analog Input (Inverting) (Pin 18)
This is the inverting input of the transmit gain setting op-
erational amplifier. Gain setting resistors are usually con-
nected from this pin to TG and from this pin to the analog
signal source. The common mode range of the TI+ and TI–
pins is from 1.2 V to VDD – 2 V. This is an FET gate input.
Connecting the TI+ pin to VDD will place this amplifier’s out-
put (TG) into a high–impedance state, thus allowing the TG
pin to serve as a high–impedance input to the transmit filter.
TG
Transmit Gain (Pin 17)
This is the output of the transmit gain setting operational
amplifier and the input to the transmit band–pass filter. This
op amp is capable of driving a 2 k
load. Connecting the TI+
pin to VDD will place this amplifier’s output (TG) into a high–
impedance state, thus allowing the TG pin to serve as a
high–impedance input to the transmit filter. All signals at this
pin are referenced to the VAG pin. This pin is high impedance
when the device is in the powered down mode.
RO+
Receive Analog Output (Non–Inverting) (Pin 1)
This is the non–inverting output of the receive smoothing
filter from the digital–to–analog converter. This output is
capable of driving a 2 k
load to 1.575 V peak referenced to
the VAG pin. This pin is high impedance when the device is in
the powered down mode.
RO–
Receive Analog Output (Inverting) (Pin 2)
This is the inverting output of the receive smoothing filter
from the digital–to–analog converter. This output is capable
of driving a 2 k
load to 1.575 V peak referenced to the VAG
pin. This pin is high impedance when the device is in the
powered down mode.
PI
Power Amplifier Input (Pin 3)
This is the inverting input to the PO– amplifier. The non–
inverting input to the PO– amplifier is internally tied to the
VAG pin. The PI and PO– pins are used with external resis-
tors in an inverting op amp gain circuit to set the gain of the
PO+ and PO– push–pull power amplifier outputs. Connect-
ing PI to VDD will power down the power driver amplifiers and
the PO+ and PO– outputs will be high impedance.
PO–
Power Amplifier Output (Inverting) (Pin 4)
This is the inverting power amplifier output, which is used
to provide a feedback signal to the PI pin to set the gain of
the push–pull power amplifier outputs. This pin is capable of
driving a 300
load to PO+. The PO+ and PO– outputs are
differential (push–pull) and capable of driving a 300
load to
3.15 V peak, which is 6.3 V peak–to–peak. The bias voltage
and signal reference of this output is the VAG pin. The VAG
pin cannot source or sink as much current as this pin, and
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14006BCL | 18-Bit Static Shift Register |
| MC14006BCP | 18-Bit Static Shift Register |
| MC14006BD | 18-Bit Static Shift Register |
| MC14008B | 4-Bit Full Adder |
| MC14008BCP | 1A Single-Slot PC Card Power Switch w/ Parallel Interface 16-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14LC5480DT | 功能描述:IC PCM CODEC-FILTER 5V 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| MC14LC5480DW | 功能描述:IC CODEC-FILTER PCM 5V 20-SOIC W RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| MC14LC5480DWR2 | 功能描述:IC 5V PCM CODEC-FILTER 20-SOIC W RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| MC14LC5480EJ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC14LC5480EN | 功能描述:IC CODEC-FILTER PCM 5V 20-SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。