MC13109
24
MOTOROLA ANALOG IC DEVICE DATA
áááááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááá
ááááááááááááááááá
áááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááá
ááááááá
ááááááá
ááááááá
á
áááááááááááááááááááááááááááááááááá
Figure 31. Test Mode Description
TM #
TM 3
value is Divisor (7;2) (the upper 6 bits of the divisor). If Divisor (7;0) < 16 and Divisor (3;2) > = 2, then output divisor value is Divisor (3;2) (bits 2 and 3
of the divisor). If Divisor (7;0) < 16 and Divisor (3;2) < 2, then output divisor value is (Divisor (3;2) + 60).
TM 2
TM 1
TM 0
Counter Under Test or
Test Mode Option
Input Signal
“Clk Out” Output Expected
áááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááá
ááááááá
ááááá
áááááááááááááááááááááááááááááááá
0
0
0
0
0
Normal Operation
>200 mVpp
0 to 2.2 V
–
1
0
0
0
1
Rx Counter, upper 6
Rx Counter, lower 8
Rx Prescaler
Tx Counter, upper 6
Tx Counter, lower 8
Reference Counter
ááááááááááááááá
0 to 2.2 V
Input Frequency/64
2
0
0
1
0
1
See Note Below
3
0
0
1
0
0 to 2.2 V
Input Frequency/4
4
0
1
0
1
0 to 2.2 V
Input Frequency/64
5
0
1
0
0 to 2.2 V
See Note Below
1
1
áááááááááááááááááááááá
áááááááááááááááááááááááá
1
>200 mVpp
0 to 2.2 V
Input Frequency/4
7
0
1
1
Input Frequency/Reference Counter Value
áááááááááááááááááááááá
0
AGC Gain = 25 Option
0
1
áááááááááááááááááááááá
N/A
–
á
Test Modes
Test Mode Control latch bits enable independent testing
of internal counters and set AGC Gain Options. In test
mode, the “Tx VCO” input pin is multiplexed to the input of
the counter under test and the output of the counter under
test is multiplexed to the “Clk Out” output pin so that each
counter can be individually tested. Make sure test mode bits
are set to “0” for normal operation. Test mode operation is
described in Figure 31. During normal operation and when
testing the Tx Prescaler, the “Tx VCO” input can be a
minimum of 200 mVpp at 80 MHz and should be ac coupled.
For other test modes, input signals should be standard logic
levels of 0 to 2.2 V and a maximum frequency of 16 MHz.
Power–Up Defaults for Control and Counter Registers
When the IC is first powered up, all latch registers are
initialized to a defined state. The MC13109 is initially placed in
the Rx mode with all mutes active and nothing disabled. The
reference counter is set to generate a 5.0 kHz reference
frequency from a 10.24 MHz crystal. The MPU clock output
divider is set to 10 to give the minimum clock output frequency.
The Tx and Rx latch registers are set for USA Channel
Frequency #21. Figure 32 shows the initial power–up states
for all latch registers.
áááááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
ááááááááááááááááááááááááááááááá
ááááááááááááá
ááááááááááááááá
ááááááááááááááá
ááááááááááááááá
ááááááááááá
áááááááááááááááá
áááááááááááááááááá
ááááááááááááááá
1
áááá
áááááá
áááááá
ááááááááá
ááááááááá
áááá
áááá
Ref
1
0
ááááááááááááááááááááááááááááááá
Mode
–
ááááááááááááááááááááá
ááááááááááááááááááááá
ááááááááááááááááááááá
1
0
0
0
2048
–
–
0
0
1
0
–
0
0
0
0
0
0
1
0
N/A
–
0
–
–
0
0
0
Gain
N/A
–
–
–
–
–
–
–
–
0
–
1
1
0
TM
N/A
–
–
–
–
–
–
–
0
0
0
0